

Instruction	Mnemonic	Action
Load word	LD rd, offset6(rs1)	rd := mem [rs1 + offset6]
Store word	ST rs2, offset6(rs1)	mem [rs1 + offset6] := rs2
Add	ADD rd, rs1, rs2	rd := rs1 + rs2
Subtract	SUB rd, rs1, rs2	rd := rs1 - rs2
Invert (1s complement)	INV rd, rs1	rd := !rs1
Logical Shift Left	LSL rd, rs1, rs2	rd := rs1 << rs2
Logical Shift Right	LSR rd, rs1,rs2	rd := rs1 >> rs2
Bitwise AND	AND rd, rs1, rs2	rd := rs1 & rs2
Bitwise OR	OR rd, rs1, rs2	rd := rs1 rs2
Set on Less Than	SLT rd, rs1, rs2	rd := 1 if rs1 < rs2 rd := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset6	PC := PC + 1 + offset6 if rs1 == rs2
Branch on Not Equal	BNE rs1, rs2, offset6	PC := PC + 1+ offset6 if rs1 != rs2
Jump	JMP offset12	PC := offset12
Load upper	LUI rd, imm8	rd := {imm8, rd[7:0]}
Load lower	LLI rd, imm8	rd := {rd[15:8], imm8}

O D	1	_ Load word	Op
ОР	Instruction	_	4
0000	Load word	_	
0001	Store word	Store word	Ор
0002	Add		4
0003	Subtract		
0004	Invert (1s complement)	Data	Ор
0005	Logical Shift Left	processing	4
0006	Logical Shift Right		
0007	Bitwise AND	Load imm	Ор
8000	Bitwise OR]	4
0009	Set on Less Than		
0011	Branch on Equal	Branch	Ор
0012	Branch on Not Equal]	4
0013	Jump		
0014	Load upper immediate	Jump	Ор
0015	Load lower immed	1	4
			

Op	rs1	rd	offset6
4	3	3	6

Ор	rs1	rs2	offset6
4	3	3	6

Ор	rs1	rs2	rd	
4	3	3	3	3

Ор	rd		imm8
4	3	1	8


Ор	rs1	rs2	offset6
4	3	3	6

Op	offset12	
4	12	

	Control signals								
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	01	00	0	1	0	0	0	see below	0
LW	00	01	1	1	1	0	0	0000	0
SW	00	01	0	0	0	1	0	0000	0
BEQ,BNE	00	00	0	0	0	0	1	0001	0
J	00	00	0	0	0	0	0	0000	1
LUI, LLI	01	10	0	1	0	0	0	see below	0

ALU Op					
Opcode	ALU Operation	ALU Op			
02	ADD	0000			
03	SUB	0001			
04	INV	0010			
05	LSL	0011			
06	LSR	0100			
07	AND	0101			
08	OR	0110			
09	SLT	0111			
14	LUI	1000			
15	LLI	1001			

	ALU Op					
Opcode	Instruction	ALU Operation	ALUop			
00	LD	ADD	0000			
01	ST	SUB	0001			
02	ADD	ADD	0000			
03	SUB	SUB	0001			
04	INV	INV	0010			
05	LSL	LSL	0011			
06	LSR	LSR	0100			
07	AND	AND	0101			
08	OR	OR	0110			
09	SLT	SLT	0111			
10						
11	BEQ	SUB	0001			
12	BNE	SUB	0001			
13	JMP	ADD	0000			
14	LUI	LUI	1000			
15	LLI	LLI	1001			



Instruction	Mnemonic	Action
Load word	LD rd, offset(rs1)	rd := mem [rs1 + offset]
Store word	ST rs2, offset(rs1)	mem [rs1 + offset] := rs2
Add	ADD rd, rs1, rs2	rd := rs1 + rs2
Subtract	SUB rd, rs1, rs2	rd := rs1 - rs2
Invert (1s complement)	INV rd, rs1	rd := !rs1
Logical Shift Left	LSL rd, rs1, rs2	rd := rs1 << rs2
Logical Shift Right	LSR rd, rs1,rs2	rd := rs1 >> rs2
Bitwise AND	AND rd, rs1, rs2	rd := rs1 & rs2
Bitwise OR	OR rd, rs1, rs2	rd := rs1 rs2
Set on Less Than	SLT rd, rs1, rs2	rd := 1 if rs1 < rs2 rd := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset	PC := PC + 1 + offset if rs1 == rs2
Branch on Not Equal	BNE rs1, rs2, offset	PC := PC + 1+ offset if rs1 != rs2
Jump	JMP offset	PC := PC[15:12], inst[11:0]}

ОР	Instruction
0000	Load word
0001	Store word
0002	Add
0003	Subtract
0004	Invert (1s complement)
0005	Logical Shift Left
0006	Logical Shift Right
0007	Bitwise AND
0008	Bitwise OR
0009	Set on Less Than
0011	Branch on Equal
0012	Branch on Not Equal
0013	Jump

Load word

Ор	rs1	rd	offset
4	3	3	6

Store word

Ор	rs1	rs2	offset
4	3	3	6

Data processing

Ор	rs1	rs2	rd	
4	3	3	3	3

Branch

Ор	rs1	rs2	offset
4	3	3	6


Jump

Ор	offset
4	12

	Control signals								
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	1	0	0	1	0	0	0	see below	0
LW	0	1	1	1	1	0	0	000	0
SW	0	1	0	0	0	1	0	000	0
BEQ,BNE	0	0	0	0	0	0	1	001	0
J	0	0	0	0	0	0	0	000	1

	ALU Op				
Opcode	ALU Operation	ALU Op			
02	ADD	000			
03	SUB	001			
04	INVERT	010			
05	LSL	011			
06	LSR	100			
07	AND	101			
08	OR	110			
09	SLT	111			

	ALU Op			
Opcode	Instruction	ALU Operation	ALUop	
00	LD	ADD	000	
01	ST	SUB	001	
02	ADD	ADD	000	
03	SUB	SUB	001	
04	INV	INVERT	010	
05	LSL	LSL	011	
06	LSR	LSR	100	
07	AND	AND	101	
08	OR	OR	110	
09	SLT	SLT	111	
11	BEQ	SUB	001	
12	BNE	SUB	001	
13	JMP	ADD	000	



Data memory is 16 bit words and word addressed Instruction memory is 16 bit words, word addressed but the code uses byte addresses and converts to words – which is inconsistent

Changing it to use word addresses for instructions too – so PC increments by 1 each cycle

instruction_memory.v

```
14 wire [3:0] rom_addr = pc[3:0];
```

datapath.v

```
wire [11:0] jump_shift;
assign pc2 = pc_current + 16'd1;
assign jump_shift = instr[11:0];
assign PC_beq = pc2 + ext_im[15:0];
assign PC_bne = pc2 + ext_im[15:0];
assign PC_j = {pc2[15:12],jump_shift};
```

Instruction	Mnemonic	Action
Load word	LD ws, offset(rs1)	ws := mem16[rs1 + offset]
Store word	ST rs2, offset(rs1)	mem16[rs1 + offset] := rs2
Add	ADD ws, rs1, rs2	ws := rs1 + rs2
Subtract	SUB ws, rs1, rs2	ws := rs1 - rs2
Invert (1s complement)	INV ws, rs1	ws := !rs1
Logical Shift Left	LSL ws, rs1, rs2	ws := rs1 << rs2
Logical Shift Right	LSR ws, rs1,rs2	ws := rs1 >> rs2
Bitwise AND	AND ws, rs1, rs2	ws := rs1 & rs2
Bitwise OR	OR ws, rs1, rs2	ws := rs1 rs2
Set on Less Than	SLT ws, rs1, rs2	ws := 1 if rs1 < rs2 ws := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset	PC := PC + 1 + offset if rs1 != rs2
Branch on Not Equal	BNE rs1, rs2, offset	PC := PC + 1+ offset if rs1 == rs2
Jump	JMP offset	PC := PC[15:12], inst[11:0]}

ОР	Instruction
0000	Load word
0001	Store word
0002	Add
0003	Subtract
0004	Invert (1s complement)
0005	Logical Shift Left
0006	Logical Shift Right
0007	Bitwise AND
0008	Bitwise OR
0009	Set on Less Than
0011	Branch on Equal
0012	Branch on Not Equal
0013	Jump

han I	word
Luau	word

Ор	rs1	ws	offset
4	3	3	6

Store word

Ор	rs1	rs2	offset
4	3	3	6

Data processing

Ор	rs1	rs2	ws	
4	3	3	3	3

Branch

Ор	rs1	rs2	offset
4	3	3	6


Jump


Ор	offset
4	12


	Control signals								
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	1	0	0	1	0	0	0	see below	0
LW	0	1	1	1	1	0	0	000	0
SW	0	1	0	0	0	1	0	000	0
BEQ,BNE	0	0	0	0	0	0	1	001	0
J	0	0	0	0	0	0	0	000	1

ALU Op				
Opcode	ALU Operation	ALU Op		
02	ADD	000		
03	SUB	001		
04	INVERT	010		
05	LSL	011		
06	LSR	100		
07	AND	101		
08	OR	110		
09	SLT	111		

	ALU Op				
Opcode	Instruction	ALU Operation	ALUop		
00	LW	ADD	000		
01	SW	SUB	001		
02	ADD	ADD	000		
03	SUB	SUB	001		
04	INVERT	INVERT	010		
05	LSL	LSL	011		
06	LSR	LSR	100		
07	AND	AND	101		
08	OR	OR	110		
09	SLT	SLT	111		
11	BEQ	SUB	001		
12	BNE	SUB	001		
13	JMP	ADD	000		







Instruction	Mnemonic	Action
Load word	LD ws, offset(rs1)	ws := mem16[rs1 + offset]
Store word	ST rs2, offset(rs1)	mem16[rs1 + offset] := rs2
Add	ADD ws, rs1, rs2	ws := rs1 + rs2
Subtract	SUB ws, rs1, rs2	ws := rs1 - rs2
Invert (1s complement)	INV ws, rs1	ws := !rs1
Logical Shift Left	LSL ws, rs1, rs2	ws := rs1 << rs2
Logical Shift Right	LSR ws, rs1,rs2	ws := rs1 >> rs2
Bitwise AND	AND ws, rs1, rs2	ws := rs1 & rs2
Bitwise OR	OR ws, rs1, rs2	ws := rs1 rs2
Set on Less Than	SLT ws, rs1, rs2	ws := 1 if rs1 < rs2 ws := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset	PC := PC + 2 + offset << 1 if rs1 != rs2
Branch on Not Equal	BNE rs1, rs2, offset	PC := PC + 2 + offset << 1 if rs1 == rs2
Jump	JMP offset	PC := {PC[15:13], (offset <<1)}

ОР	Instruction		
0000	Load word		
0001	Store word		
0002	Add		
0003	Subtract		
0004	Invert (1s complement)		
0005	Logical Shift Left		
0006	Logical Shift Right		
0007	Bitwise AND		
0008	Bitwise OR		
0009	Set on Less Than		
0011	Branch on Equal		
0012	Branch on Not Equal		
0013	Jump		

l nad	word	
LUAU	WULU	

Ор	rs1	ws	offset
4	3	3	6

Store word

Ор	rs1	rs2	offset
4	3	3	6

Data processing

Ор	rs1	rs2	ws	
4	3	3	3	3

Branch

Ор	rs1	rs2	offset
4	3	3	6

Jump

Ор	offset
4	12

Control signals									
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	1	0	0	1	0	0	0	see below	0
LW	0	1	1	1	1	0	0	000	0
SW	0	1	0	0	0	1	0	000	0
BEQ,BNE	0	0	0	0	0	0	1	001	0
J	0	0	0	0	0	0	0	000	1

	ALU Op						
Opcode	ALU Op						
02	ADD	000					
03	SUB	001					
04	INVERT	010					
05	LSL	011					
06	LSR	100					
07	AND	101					
08	OR	110					
09	SLT	111					

ALU Op									
Opcode	Opcode Instruction ALU Operation								
00	LW	ADD	000						
01	SW	SUB	001						
02	ADD	ADD	000						
03	SUB	SUB	001						
04	INVERT	INVERT	010						
05	LSL	LSL	011						
06	LSR	LSR	100						
07	AND	AND	101						
08	OR	OR	110						
09	SLT	SLT	111						
11	BEQ	SUB	001						
12	BNE	SUB	001						
13	JMP	ADD	000						

Control signals									
Instruction Reg ALUSrc Memto Reg Mem Mem Brand						Branch	ALUOp	Jump	
	Dst		Reg	Write	Read	Write			
Data-processing	1	0	0	1	0	0	0	00	0
LW	0	1	1	1	1	0	0	10	0
SW	0	1	0	0	0	1	0	10	0
BEQ,BNE	0	0	0	0	0	0	1	01	0
J	0	0	0	0	0	0	0	00	1

ALU Control								
ALUOp	Opcode (hex)	ALUcnt	ALU Operation	Instruction				
10	xxxx	000	ADD	LW,SW				
01	xxxx	001	SUB	BEQ,BNE				
00	0002	000	ADD	D-type: ADD				
00	0003	001	SUB	D-type: SUB				
00	0004	010	INVERT	D-type: INVERT				
00	0005	011	LSL	D-type: LSL				
00	0006	100	LSR	D-type: LSR				
00	0007	101	AND	D-type: AND				
00	8000	110	OR	D-type: OR				
00	0009	111	SLT	D-type: SLT				