
## RISC V



Instruction	Mnemonic	Action
Load word	LD rd, offset6(rs1)	rd := mem [rs1 + offset6]
Store word	ST rs2, offset6(rs1)	mem [rs1 + offset6] := rs2
Add	ADD rd, rs1, rs2	rd := rs1 + rs2
Subtract	SUB rd, rs1, rs2	rd := rs1 - rs2
Invert (1s complement)	INV rd, rs1	rd := !rs1
Logical Shift Left	LSL rd, rs1, rs2	rd := rs1 << rs2
Logical Shift Right	LSR rd, rs1,rs2	rd := rs1 >> rs2
Bitwise AND	AND rd, rs1, rs2	rd := rs1 & rs2
Bitwise OR	OR rd, rs1, rs2	rd := rs1   rs2
Set on Less Than	SLT rd, rs1, rs2	rd := 1 if rs1 < rs2 rd := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset6	PC := PC + 4 + offset6 * 4 if rs1 == rs2
Branch on Not Equal	BNE rs1, rs2, offset6	PC := PC + 4 + offset6 * 4 if rs1 != rs2
Jump	JMP offset12	PC := offset12 * 4
Load upper	LUI rd, imm8	rd := {imm8, rd[7:0]}
Load lower	LLI rd, imm8	rd := {rd[15:8], imm8}

	I	<sub>1</sub> Load word	ор	rs1	rd	signed	offset6
OP	Instruction		4	3	3	6	
0000	Load word	L	•				
0001	Store word	Store word	ор	rs1	rs2	signed offset6	
0002	Add		4	3	3	6	
0003	Subtract				1	. <b>I</b>	
0004	Invert (1s complement)	Data	ор	rs1	rs2	rd	
0005	Logical Shift Left	processing	4	3	3	3	3
0006	Logical Shift Right				I	.1	
0007	Bitwise AND	Load imm	ор	Rd		imm8	
8000	Bitwise OR		4	3	1	8	
0009	Set on Less Than				I I		
0011	Branch on Equal	Branch	ор	rs1	rs2	signed offset6	
0012	Branch on Not Equal		4	3	3	6	
0013	Jump			l	ı	l	
0014	Load upper immediate	] Jump	ор	imm12			
0015	Load lower immed	4 12					

Control signals									
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	01	00	0	1	0	0	0	see below	0
LW	00	01	1	1	1	0	0	0000	0
SW	00	01	0	0	0	1	0	0000	0
BEQ,BNE	00	00	0	0	0	0	1	0001	0
J	00	00	0	0	0	0	0	0000	1
LUI, LLI	01	10	0	1	0	0	0	see below	0

ALU Op					
Opcode	ALU Operation	ALU Op			
02	ADD	0000			
03	SUB	0001			
04	INV	0010			
05	LSL	0011			
06	LSR	0100			
07	AND	0101			
08	OR	0110			
09	SLT	0111			
14	LUI	1000			
15	LLI	1001			

ALU Op							
Opcode	Instruction	ALU Operation	ALUop				
00	LD	ADD	0000				
01	ST	ADD	0000				
02	ADD	ADD	0000				
03	SUB	SUB	0001				
04	INV	INV	0010				
05	LSL	LSL	0011				
06	LSR	LSR	0100				
07	AND	AND	0101				
08	OR	OR	0110				
09	SLT	SLT	0111				
10							
11	BEQ	SUB	0001				
12	BNE	SUB	0001				
13	JMP	ADD	0000				
14	LUI	LUI	1000				
15	LLI	LLI	1001				