
## RISC V



		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	3 2		1 (	0	
Load	I						imm[	11:0]								rs1			f	unct3				rd						ор					12
Chaus				:	[11	1					<b>#60</b>					ua 1				a+0				[ A · C	\7									1	10
Store	S			1111	ım[11:	.၁]					rs2					rs1			- !	unct3			111	nm[4:0	<u>י</u> ן					op				<u> </u>	12
Data	R			f	unct7	7					rs2					rs1			f	unct3				rd						ор					
Load imm	U									i	imm[3	1.101												rd						on					20
Load IIIIII	U										ıııııı	01.12]												Tu						op					20
Branch	В	i[12]			imm[	[10:5]					rs2					rs1			f	unct3			imm	[4:1]		i[11]				ор					12
Jump	J	i[20]					imm[	10:1]				i	[11]				imm[1	9:12]						rd						ор					20
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	3 2	:	1 (	0	
Load	ı										ir	ıst[31]													inst[3	0:251				instľ	24:21]		i[20]		
2544												.0.[01]									ĺ				moteo	0.201				mot			·[LU]	•	
Store	S		·								ir	ıst[31]													inst[3	0:25]				inst	[11:8]		i[7]	<u> </u>	
Load imm	U	i[31]					ing	st[30:2	<b>Ω</b> 1								inst[19	9-121									0							1	
Load IIIIII	U	ı[ər]	I				1118	ι[30.Z	oj –	ĺ						ĺ	шэцт	9.12j									- 0			—		$\overline{}$			
Branch	В										inst[	31]									į	[7]			inst[3	0:25]				inst	[11:8]		(	3	
Jump	J						inst	[31]								i	imm[1	9:12]			į	[20]			inst[3	0:25]				inst[2	24:21]		(	)	

31 30 25 24 21 20 19 15 14 12 11	7 6 0
funct7 rs2 rs1 funct3	opcode R-type
	<u> </u>
imm[11:0] rs1 funct3	opcode l-type
	<u> </u>
imm[11:5] rs2 rs1 funct3 imn	4:0] opcode S-type
	imm[11] opcode B-type
imm[31:12]	opcode U-type
·	
imm[20] imm[10:1] imm[11] imm[19:12]	opcode J-type

31	30	20 19	12	11	10	5	4 1	0	
	<u> —</u> in	st[31] —			inst[30:2	25]	inst[24:21]	inst[20]	I-immediate
	<u> —</u> in	st[31] —			inst[30:2	25]	inst[11:8]	inst[7]	S-immediate
	— inst[31	] —		inst[7]	inst[30:2	25]	inst[11:8]	0	B-immediate
inst[31]	inst[30:20]	inst[19:12]			_	<u> </u>	) —		U-immediate
	inst[31] —	inst[19:12]		inst[20]	inst[30:2	25]	inst[24:21]	0	J-immediate

Inst Type	Bits	Hex max	Unsigned max	Bit Range	Instruction Range
I	12	0x00 00 0F FF	4095	-2048 to 2047	-2048 to 2047
S	12	0x00 00 0F FF	4095	-2048 to 2047	-2048 to 2047
U	20	0x00 0F FF FF	1 048 575	-524 288 to 524 287 0 to 1 048 575	-2 147 483 648 to 2 147 483 647 in steps of 4096 0 to 4294967295 in steps of 4096
В	12	0x00 00 0F FF	4095	-2048 to 2047	-4096 to 4095 in steps of 2
J	20	0x00 0F FF FF	1 048 575	-524 288 to 524 287	-1 048 576 to 1 048 575 in steps of 2

Instruction	Mnemonic	Action	Instruction Type
Load word	LD rd, offset6(rs1)	rd := mem [rs1 + imm]	S
Store word	ST rs2, offset6(rs1)	mem [rs1 + imm] := rs2	S
Add	ADD rd, rs1, rs2	rd := rs1 + rs2	R
Subtract	SUB rd, rs1, rs2	rd := rs1 - rs2	R
Invert (1s complement)	INV rd, rs1	rd := !rs1	R
Logical Shift Left	LSL rd, rs1, rs2	rd := rs1 << rs2	R
Logical Shift Right	LSR rd, rs1,rs2	rd := rs1 >> rs2	R
Bitwise AND	AND rd, rs1, rs2	rd := rs1 & rs2	R
Bitwise OR	OR rd, rs1, rs2	rd := rs1   rs2	R
Set on Less Than	SLT rd, rs1, rs2	rd := 1 if rs1 < rs2 rd := 0 if rs1 >= rs2	R
Branch on Equal	BEQ rs1, rs2, offset6	pc := pc + 4 + imm if rs1 == rs2	В
Branch on Not Equal	BNE rs1, rs2, offset6	pc := pc + 4 + imm if rs1 != rs2	В
Jump	JMP offset12	pc := pc + 4 + imm	J
Load upper	LUI rd, imm	rd := {imm, 12'b0}	U

Control signals								
Instruction	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
		Reg	Write	Read	Write			
Data-processing	00	0	1	0	0	0	see below	0
LW	01	1	1	1	0	0	0000	0
SW	01	0	0	0	1	0	0000	0
BEQ,BNE	00	0	0	0	0	1	0001	0
J	00	0	0	0	0	0	0000	1
LUI	10	0	1	0	0	0	see below	0

ALU Op						
Opcode	ALU Operation	ALU Op				
02	ADD	0000				
03	SUB	0001				
04	INV	0010				
05	LSL	0011				
06	LSR	0100				
07	AND	0101				
08	OR	0110				
09	SLT	0111				
14	LUI	1000				

	ALU Op							
Opcode	Instruction	ALU Operation	ALUop					
00	LD	ADD	0000					
01	ST	ADD	0000					
02	ADD	ADD	0000					
03	SUB	SUB	0001					
04	INV	INV	0010					
05	LSL	LSL	0011					
06	LSR	LSR	0100					
07	AND	AND	0101					
08	OR	OR	0110					
09	SLT	SLT	0111					
10								
11	BEQ	SUB	0001					
12	BNE	SUB	0001					
13	JMP	ADD	0000					
14	LUI	LUI	1000					
15								

ОР	Instruction
0000 11	Load word
0001 11	Store word
0010 11	Add
0011 11	Subtract
0100 11	Invert (1s complement)
0101 11	Logical Shift Left
0110 11	Logical Shift Right
0111 11	Bitwise AND
1000 11	Bitwise OR
1001 11	Set on Less Than
1010 11	
1011 11	Branch on Equal
1100 11	Branch on Not Equal
1101 11	Jump
1110 11	Load upper immediate
1111 11	

