

RISC V





Instruction	Mnemonic	Action
Load word	LD rd, offset6(rs1)	rd := mem [rs1 + offset6]
Store word	ST rs2, offset6(rs1)	mem [rs1 + offset6] := rs2
Add	ADD rd, rs1, rs2	rd := rs1 + rs2
Subtract	SUB rd, rs1, rs2	rd := rs1 - rs2
Invert (1s complement)	INV rd, rs1	rd := !rs1
Logical Shift Left	LSL rd, rs1, rs2	rd := rs1 << rs2
Logical Shift Right	LSR rd, rs1,rs2	rd := rs1 >> rs2
Bitwise AND	AND rd, rs1, rs2	rd := rs1 & rs2
Bitwise OR	OR rd, rs1, rs2	rd := rs1 rs2
Set on Less Than	SLT rd, rs1, rs2	rd := 1 if rs1 < rs2 rd := 0 if rs1 >= rs2
Branch on Equal	BEQ rs1, rs2, offset6	PC := PC + 4 + offset6 * 4 if rs1 == rs2
Branch on Not Equal	BNE rs1, rs2, offset6	PC := PC + 4 + offset6 * 4 if rs1 != rs2
Jump	JMP offset12	PC := offset12 * 4
Load upper	LUI rd, imm8	rd := {imm8, rd[7:0]}
Load lower	LLI rd, imm8	rd := {rd[15:8], imm8}

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Load		Si	gned o	offset	6						rs2					rs1								rd						ор		
Store		SI	gned o	offset	6						rs2					rs1				1										ор		
Data											rs2					rs1								rd						ор		
Load imm			i	mmed	diate 8	3										rs1								rd						ор		
Branch		si	gned o	offset	6						rs2					rs1														ор		
Jump					ir	nmedi	ate 12	2																						ор		

ОР	Instruction
0000	Load word
0001	Store word
0002	Add
0003	Subtract
0004	Invert (1s complement)
0005	Logical Shift Left
0006	Logical Shift Right
0007	Bitwise AND
0008	Bitwise OR
0009	Set on Less Than
0011	Branch on Equal
0012	Branch on Not Equal
0013	Jump
0014	Load upper immediate
0015	Load lower immed

Load	WO	rc
Loau	VVO	ı

ор	rs1	rd	signed offset6				
4	3	3	6				

Store word

ор	rs1	rs2	signed offset6				
4	3	3	6				

Data processing

ор	rs1	rs2	rd	
4	3	3	3	3

Load imm

ор	Rd		imm8
4	3	1	8

Branch

ор	rs1	rs2	signed offset6				
4	3	3	6				

Jump

ор	imm12
4	12

	Control signals								
Instruction	Reg	ALUSrc	Memto	Reg	Mem	Mem	Branch	ALUOp	Jump
	Dst		Reg	Write	Read	Write			
Data-processing	01	00	0	1	0	0	0	see below	0
LW	00	01	1	1	1	0	0	0000	0
SW	00	01	0	0	0	1	0	0000	0
BEQ,BNE	00	00	0	0	0	0	1	0001	0
J	00	00	0	0	0	0	0	0000	1
LUI, LLI	01	10	0	1	0	0	0	see below	0

	ALU Op								
Opcode	ALU Operation	ALU Op							
02	ADD	0000							
03	SUB	0001							
04	INV	0010							
05	LSL	0011							
06	LSR	0100							
07	AND	0101							
08	OR	0110							
09	SLT	0111							
14	LUI	1000							
15	LLI	1001							

ALU Op			
Opcode	Instruction	ALU Operation	ALUop
00	LD	ADD	0000
01	ST	ADD	0000
02	ADD	ADD	0000
03	SUB	SUB	0001
04	INV	INV	0010
05	LSL	LSL	0011
06	LSR	LSR	0100
07	AND	AND	0101
08	OR	OR	0110
09	SLT	SLT	0111
10			
11	BEQ	SUB	0001
12	BNE	SUB	0001
13	JMP	ADD	0000
14	LUI	LUI	1000
15	LLI	LLI	1001