


Serial Adder

→ FSM state table

→ Flowchart pt. Control Unit


4.3 - Elements of Control Unit synthesis

S.-M sequential binary multiplication algorithm's flowchart:



- (A) state table method $S \rightarrow 2^3$
 (B) One Hot *Minimum* 8 states \rightarrow 3 bits
Free case state are an bit
"Maximum"

Consider using D type flip flops:



n variable de state pt. n stări
 $B_n = 1 \rightarrow \text{state} = S_n$

$$\Delta_0 = B_0 \cdot \overline{BEGIN} + B_7$$

$$\Delta_1 = B_0 \cdot BEGIN$$

$$\Delta_2 = B_1$$

Excitation Equations

$$\Delta_3 = B_2 \cdot Q[0] + B_4 \cdot \overline{\text{count} 7} \cdot Q[0]$$

$$\Delta_4 = B_2 \cdot Q[0] + \Delta_3 + B_4 \cdot \overline{\text{count} 7} \cdot \overline{Q[0]}$$

$$\Delta_5 = \Delta_4 \cdot \text{count} 7$$

$$\Delta_6 = B_5$$

$$\Delta_7 = B_6$$

4.3 - Elements of Control Unit synthesis (contd.)

Ⓒ: Sequence Counter (continued)

