Computer Architecture

Oprițoiu Flavius flavius.opritoiu@cs.upt.ro

November 21, 2023 November 28, 2023

Chap. 3 Functional Analysis and Synthesis of Floating Point Arithmetic Units

3.1 - Floating point operations and architectures

In general, IEEE 754 floating point (FP) operands are considered, unless otherwise stated.

IEEE 754 numbers can be either:

Let $X=X_M2^{X_E}$ and $Y=Y_M2^{Y_E}$. The four fundamental arithmetic operations on X and Y are define bellow:

$$X + Y = (X_M + Y_M 2^{Y_E - X_E}) 2^{X_E}$$
, if $X_E \ge Y_E$

$$X - Y = (X_M - Y_M 2^{Y_E - X_E}) 2^{X_E}$$
, if $X_E \ge Y_E$

$$XY = X_M Y_M 2^{X_E + Y_E}$$

3.1 - FP operations and architectures (contd.)

Based on the definitions of the fundamental FP arithmetic operations, a FP arithmetic unit has 2 subunits:

- ▶ exponent computation: performing + or of exponents
- significand computation: performing

The two subunits operates only with fixed-point operands:

- exponent subunit operates with (biased) fixed-point integers
- significand subunit operates with fixed-point fractionals

3.2 - Rounding

Rounding: converting a higher precision representation to a lower precision representation (for storage or transmission). IEEE 754 rounding modes:

towards 0 to
$$+\infty$$
 to $-\infty$ to nearest even

In IEEE 754, rounding concerns fractional bits with weights smaller than the weight of the least significant bit of the significand. For brevity, in this paragraph only, the rounding converts a number with integer and fractional parts into an integer.

Consider *X* with:


$$X = x_{n-1}x_{n-2} \dots x_1x_0.x_{-1}x_{-2} \dots x_{-m}$$

Let X^* represent the rounded value of X, with X^* being an integer:

$$X^{\star} = x_{n-1}^{\star} x_{n-2}^{\star} \dots x_1^{\star} x_0^{\star}$$

(A) Round towards 0 (inward rounding)


 X^* is the largest integer for which $|X^*| \leq |X|$



If X is in SM, inward rounding is equivalent to truncating to the integer part

 $oxed{\mathsf{B}}$ Round to $-\infty$ (downward rounding)

 X^* is the largest integer for which $X^* \leq X$



If X is positive, downward rounding is equivalent to inward rounding.

(B) Round to $-\infty$ (downward rounding) If X is in C2, downward rounding is equivalent to truncating to the integer part.


For X in SM, downward rounding is equivalent to:

truncate to integer part, if
$$X \ge 0$$

$$X^\star = \left\{ \begin{array}{ll} x_{n-1}x_{n-2}\dots x_1x_0-1, & \text{if } .x_{-1}x_{-2}\dots x_{-m} \ne 0 \\ x_{n-1}x_{n-2}\dots x_1x_0, & \text{if } .x_{-1}x_{-2}\dots x_{-m} = 0 \end{array} \right., \text{if } X < 0$$

(C) Round to $+\infty$ (upward rounding)

 X^* is the smallest integer for which $X^* \ge X$



If X is negative, upward rounding is equivalent to inward rounding.

Upward and downward rounding characteristics:

- ▶ errors are in the same dirrection ⇒ errors accumulates faster
- ▶ provide some upper/lower bounds for a result ⇒ interval arithmetic

(D') Round to nearest


IEEE 754's round to nearest even rounding mode is derived from the *round to nearest* mode

Without loosing generality, consider X to be positive. X^* rounded to nearest is defined as:

$$X^* = \begin{cases} x_{n-1}x_{n-2} \dots x_1x_0, & \text{if } .x_{-1}x_{-2} \dots x_{-m} < \frac{1}{2} \\ x_{n-1}x_{n-2} \dots x_1x_0 + 1, & \text{if } .x_{-1}x_{-2} \dots x_{-m} \ge \frac{1}{2} \end{cases}$$

In a similar manner can be defined the round to nearest mode for negatives.

(D') Round to nearest



 $\overline{\left(D'\right)}$ Round to nearest

Error accumulation analysis: consider X to be positive and to have only 2 fractional bits.

Inputs		Outputs			
x_1	X_2	$X^* = rtn(X)$	$\epsilon = X^* - X$		
0	0	$X_{n-1}X_{n-2}\ldots X_1X_0$	0		
0	1	$X_{n-1}X_{n-2}\ldots X_1X_0$	$-\frac{1}{4}$		
1	0	$x_{n-1}x_{n-2}\ldots x_1x_0+1$	$\frac{1}{2}$		
1	1	$x_{n-1}x_{n-2}\ldots x_1x_0+1$	$\frac{1}{4}$		

If all 4 above cases are equally probable to appear during a sequence of computations, the mean error is obtained as

$$\epsilon_{mean} = \frac{0 - \frac{1}{4} + \frac{1}{2} + \frac{1}{4}}{4} = \frac{1}{8}$$

If line 3 of the table above is more probable to appear, compared to the other, ϵ_{mean} can become larger than $\frac{1}{8}$

(D') Round to nearest

Solution to the error accumulation problem: split the case $.x_{-1}x_{-2} = .10$ into two sub-cases, with equal probability (or as close to equal as possible) so that one sub-case rounds upwards and the other downwards.

One possible approach to splitting the rounding of a fractional part of $\frac{1}{2}$ with equal probabilities would be to inspect the least significant bit of the integer part, x_0 , thus differentiating between even and odd numbers. For positive numbers, if $x_0=0$ (even numbers) the rounding could be done downwards while for $x_0=1$ (odd numbers), rounding would be upwards.


(D) Round to nearest even

Without loosing generality, consider X to be positive. X^* rounded to nearest even is defined as:

$$X^{\star} = \begin{cases} x_{n-1}x_{n-2} \dots x_1x_0, & \text{if } .x_{-1}x_{-2} \dots x_{-m} < \frac{1}{2}, \text{ OR} \\ & \text{if } .x_{-1}x_{-2} \dots x_{-m} = \frac{1}{2} \text{ AND } x_0 = 0 \end{cases}$$

$$x_{n-1}x_{n-2} \dots x_1x_0 + 1, & \text{if } .x_{-1}x_{-2} \dots x_{-m} > \frac{1}{2}, \text{ OR} \\ & \text{if } .x_{-1}x_{-2} \dots x_{-m} = \frac{1}{2} \text{ AND } x_0 = 1 \end{cases}$$

(D) Round to nearest even



Consider two significands X_M and Y_M , on m bits:

$$X_M = 1.x_{m-2}x_{m-3} \dots x_i \dots x_1 x_0$$

 $Y_M = 1.y_{m-2}y_{m-3} \dots y_i \dots y_1 y_0$

Consider also that $X_E \ge Y_E$ so that in order to add the two significands, Y_M need to be aligned by right-shifting with $d = |X_E - Y_E|$ positions.

 Y_M 's alignment can be done:

with infinite precision: keep all bits of Y_M including bits with weights smaller than 2^{-m+1} with finite precision: keep only 3 bits out of all positions having weights smaller than 2^{-m+1}

The 3 preserved bits during Y_M 's alignment with finite precision are called *sticky bits*:

- ▶ g: the guard bit, with weight 2^{-m} ; it guards against loss of precision
- r. the round bit, with weight 2^{-m-1} ; it is used for result rounding
- \triangleright s: the sticky bit, with weight 2^{-m-2} ; it is obtained as a logic OR of all other less significant bits that were right-shifted out of Y_M , except the g and r bits

After alignment, Y_M becomes Y_{Mal} .

Consider the FP result to be a sum $\Rightarrow Z_M = X_M + Y_{Mal}$, provided that $X_E \ge Y_E$.

Since the significands addition can produce a carry out, it follows that the form of Z_M is:

$$Z_M = z_m z_{m-1} \cdot z_{m-2} z_{m-3} \dots z_1 z_0 \mid g r s$$

The normalization operation for Z_M will produce Z_{M_n} , with

$$Z_{M_n} = 1 \cdot z_{m-2_n} z_{m-3_n} \dots z_{1_n} z_{0_n} \mid R S$$

The two bits, R and S are needed for performing the rounding operations, subsequent to normalization.

Normalization cases:

If normalization of Z_M requires a left shift operation of 2 or more bit:

- ightharpoonup append the g bit to Z_M , after z_0
- \triangleright complete all remaining bits of Z_M with 0s
- ightharpoonup set R=S=0

Rounding of Z_{M_n} uses bits R and S previously determined

make use of 2 bits to be eliminated in order to implement all 4 rounding modes

Rounding rules

Rounding mode	$Z_{M_n} > 0$	$Z_{M_n} < 0$		
towards 0	${\text{(discard } R \text{ and } S)}$			
to $-\infty$		if $(R \underline{or} S)$ then $Z_{M_n} - 1$		
to $+\infty$	if $(R \underline{or} S)$ then $Z_{M_n} + 1$			
to nearest even	if $(R \underline{and}(S \underline{or} z_{0_n}))$ then $Z_{M_n} + 1$	if $(R \underline{and}(S \underline{or} z_{0_n}))$ then $Z_{M_n} - 1$		

3.4 FP addition/subtraction with rounding

Rounding error is not correlated with exponents' difference (see Fig. 5.12 in [Vlad12]).

A simplified, scaled down, FP format will be used:

▶ inspired by IEEE 754, with narrower fields

$$7$$
 1 bit for sign 3 bits for exponent field ($e=3$) 3 bits for fractional part of significand

- ▶ same bias calculation relation as IEEE 754 $bias = 2^{e-1} 1 = 3$
- same exceptions as IEEE 754

Consider the following operands:

$$X = 0.5625_{(10)} = 0.1001_{(2)} = 1. \ 001 \cdot 2^{-1}$$

$$Y = -3.75_{(10)} = -11.11_{(2)} = -1. \ 111 \cdot 2^{-1}$$
The format of the packed operands:
$$X : 0 \ 0 \ 1 \ 0 \ 0 \ 1$$

$$-1 + bias = 2_{10} = 010_{2}$$

$$1 + bias = 4_{10} = 100_{2}$$

Floating point addition with rounding algorithm:

Step (1): Unpack operands

- ▶ add the hidden bit
- \triangleright check for exceptions: one of the operands is 0, $\pm \infty$, NaN

X: 0 0 1 0 1 .0 0 1

Y: 1 1 0 0 1 .1 1 1

Step (2): Calculate exponents difference, $d = X_E - Y_E$


- ▶ if d < 0 it follows that |X| < |Y|
 - Swap the two operands
 - ightharpoonup set result's exponent, $Z_E = Y_E$
- ▶ if $d \ge 0$
 - ightharpoonup set result's exponent, $Z_E = X_E$

Operands swapping reduce device's area (provides only Y with right-shift alignment).

Calculate $d = X_E - Y_E = -2$. Because d is negative \Rightarrow SWAP the operands and set $Z_E = Y_E = 4$.


Step (3): If $sign(X) \neq sign(Y) \Rightarrow$ two's complement Y_M

- differing signs indicates subtraction
 - two's complementing allows using binary adders for significands subtraction
- only two's complement significand Y_M (reduce device's area by avoiding two's complementation for X_M)




Step 4: Align Y_M by shifting it to the right with |d| positions, aligned Y_M is referred to as $Y_M al$

- if in Step 3 Y_M was two's complemented, when right-shifting, introduce bits of 1s in the most significant positions of Y_M , instead of 0s
- preserve the sticky bits: g, r and s



Step (5): Add the two significands: $Z_M = X_M + Y_{Mal}$

- if sign(X) = sign(Y) the potential carry out is preserved (it is part of the result)
- ▶ if $sign(X) \neq sign(Y)$ and no carry out is generated, Z_M is negative and it must be two's complemented
- ▶ if $sign(X) \neq sign(Y)$ and a carry out is generated, Z_M is positive and the carry out is discarded



Step (6): Prenormalization

- according to the normalization cases from section 3.3
 - ightharpoonup determine Z_{M_n}
 - \triangleright can update Z_E
- check for exceptions:
 - if $Z_E = Z_{E_{MAX}}(2^e 2 = 6)$ and Z_M requires a 1-bit right shift \Rightarrow Overflow
 - if $Z_E = Z_{E_{min}}(1)$ and Z_M requires 1-bit (or more) left shift \Rightarrow Underflow

 Z_M is already normalized (normalization case 2 from 3.3)

$$Z_M: 1 . 1 0 0 1 1 0$$
 (from Step 5)

 Z_M is already normalized

$$Z_{M_n}$$
: $1 \cdot 1 \cdot 0 \cdot 0$
 $\widetilde{Z_{0_n}}$
 $Z_E = 4 \text{ (from Step 2)}$

Step $\boxed{7}$: Determine values of R and S (according to the same normalization cases from section 3.3)

$$Z_M: 1 1001110$$
 (from Step 5)
$$Z_M \text{ is already normalized}$$

$$R = g = 1$$

$$S = (r \text{ or } s) = 1$$

Step (8): Round Z_{M_n} to obtain Z_M^* :

- according to the rounding rules of section 3.3
- if rounding generates carry out
 - postnormalize result
 - ightharpoonup shift Z_M^* to right by 1 bit
 - ightharpoonup increment Z_F
 - ► check for *Overflow* exceptions

Consider rounding to nearest even mode. According to rules from 3.3, condition R <u>and</u> (S <u>or</u> $z_{0_n})$ is True \Rightarrow increment Z_M^* .

$$Z_{M_n}: \begin{array}{|c|c|c|c|c|}\hline 1 & 1 & 0 & 0\\\hline & & 1\\\hline \\ Z_M^{\star}: \begin{array}{|c|c|c|c|}\hline 0 & 1 & 1 & 0 & 1\\\hline \\ C_{out}\\\hline \\ Z_E = 4 \text{ (from Step 6)}\\\hline \end{array}$$

Step (9): Determine sign of the result:

- if $sign(X) = sign(Y) \Rightarrow sign(Z) = sign(X)$
- if $sign(X) \neq sign(Y)$, the sign is obtained from the table below


	Output			
SWAP (in Step 2)	Two's complement (in Step 5)	sign(X)	sign(Y)	sign(Z)
YES		+	-	_
YES		-	+	+
NO	YES	+	-	_
NO	YES	-	+	+
NO	NO	+	-	+
NO	NO	-	+	_

Important: The sign(X) and sign(Y) columns above refer to the sign of the operands prior to the potential SWAP in Step 2.

For the considered example, because of the SWAP in Step 2, according to table's first line $\Rightarrow sign(Z) = -$

Step (10): Pack the result

Use the FP fields of result Z, determined in the previous steps:




Verification: The exact result is:

$$X + Y = 0.5625 - 3.75 = -3.1875.$$

The value of Z:

$$Z = (-1)^{Z_{\textit{Sign}}} * 2^{Z_{\textit{E}} - \textit{bias}} * Z_{\textit{M}} = -1 * 2^{4-3} * 1.101_{2} = -3.25$$

In the [-3.25, -3.00] interval, only the margins have valid representations in the given format. Considering the position of the exact result relative to the middle of the interval, -3.125, Z is rounded to -3.25.



Design of the pre-normalization shifter:

- covers operations in Step 6 and Step 7
- designed according to the rules in section 3.3
- purely combinational design

The result of Step 5, for the considered format is:

$$Z_M = z_{4_n} z_{3_n} \cdot z_{2_n} z_{1_n} z_{0_n} \mid g r s$$

Output of Step 6 combined with Step 7 is:

$$Z_{M_n} = 1 \cdot z_{2_n} z_{1_n} z_{0_n} \mid R S$$

According to the normalization rules in section 3.3, for the given format, it follows that Z_M must be either:

- ▶ shifted to the right with 1 bit (r_1) , or
- ▶ left unchanged since it is normalized $(1/r_0)$, or
- ▶ shifted to the left with 1 bit $(\frac{1}{1})$, or
- ▶ shifted to the left with 2 bits (⅓), or
- ▶ shifted to the left with 3 bits (⅓)

The 5 normalization cases are identified by the 5 conditions/variables in parentheses: r_1 , l/r_0 , l_1 , l_2 , l_3 .

One and only one of the 5 conditions must be active for a given pair of FP operands to be added by the FP addition algorithm with rounding.

The normalization cases with the associated conditions are presented below:

Z_{M_n}	1.	z_{2_n}	z_{1_n}	z_{0_n}	R	S
Z_M is normalized (l/r_0)	1.	<i>z</i> ₂	<i>z</i> ₁	<i>z</i> ₀	g	(r <u>OR</u> s)
Z_M needs 1-bit left-shift (I_1)	1.	z_1	<i>z</i> ₀	g	r	S
Z_M needs 2-bit left-shift $(\frac{l_2}{l_2})$	1.	<i>z</i> ₀	g	0	0	0
Z_M needs 3-bit left-shift (I_3)	1.	g	0	0	0	0
Z_M needs 1-bit left-shift (r_1)	1.	z_{m-1}	z_{m-2}	z_1	<i>z</i> ₀	(g <u>OR</u> r <u>OR</u> s)


Consequently, one can write boolean equations for the 5 bits generated at the output of Step 6 combined with Step 7:

Because for a given pair of FP operands added by the FP addition algorithm with rounding, one and only one of the 5 conditions can be active, \Rightarrow the 5 conditions can be encoded on fewer bits.

Consider variables s_2 , s_1 and s_0 for encoding the 5 variables. The encoding is described in the table below:

		Inpu	0	utpu	ts		
r_1	<i>I</i> ₃	12	I_1	I/r_0	<i>s</i> ₂	s_1	<i>s</i> ₀
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	1
1	0	0	0	0	1	0	0

The architecture of the pre-normalization shifter is depicted below:



The MUX^* are degenerate multiplexors, with 3 selection lines but having only 5 data inputs.

References

[Vlad12] M. Vlăduțiu, Computer Arithmetic: Algorithms and Hardware Implementations. Springer, 2012.