

Lab 11

128 MiB MM
64 KiB cache
byte addressable
1 word = 32 bits

i) DM cache
blk size 4 words X/T
ii) 4way Set
blk 2 words X/B, LRU

- index, tag, offsets
- total cache size
- 0x3, 0x84, 0xAC

Cache Performance

$$CPU_{time\ ideal} = IC \times CPI_{ideal} \times CCT$$

$$CPI_{real} = CPI_{ideal} + \frac{\text{Mem. Stall Cycles}}{(\text{only misses})}$$

$$\begin{aligned} \text{Read Stall Cycles} &= \text{Read Miss Penalty} \times \text{MM access time} \\ &\times \text{Read Miss Rate} \times \\ &\times \text{Reads / program} \end{aligned}$$

$$\text{Write Stall Cycles} = \text{---} + \text{write buffer stall cycles}$$

$$\text{Mem Stall Cycles} = \text{Mem. Acc} \times MR \times MP$$

$$IC \rightarrow MR = 2\%$$

$$AC \rightarrow MR = 4\%$$

$$CPI_{ideal} = 2$$

$$MP = 100\text{ cc}$$

36% of instr
are L/S

a) By how much faster \rightarrow perfect memory?

b) --- $CPI_{ideal} \rightarrow 1$

$$\frac{CPI_{real}}{CPI_{ideal}} = CPI_{ideal} * \left(\overbrace{0.36 \times 0.04 \times 100}^{IC} \right) + \left(\overbrace{1 \times 2.22 \times 100}^{IC} \right)$$

$$= \underline{\underline{2.72}}$$

$$b) CPI_{ideal} = 1 \quad \frac{1 + 1.44}{1} = \underline{\underline{4.44}}$$

$$AMAT = \underbrace{Hit\ Time}_{+ \text{ access}} + MP \times MP$$

$$CPI_{ideal} = 1$$

$$CP = 4 \text{ GHz}$$

$$MM \text{ access time} = 100 \text{ ns}$$

$$MR_{L1} = 2\%$$

a) How much faster would the processor be if we added a L2 cache with access time 5 ns
 $MR_{L2} = 0.5\%$

b) $AMAT_{L1}$, $AMAT_{L2} = ?$

HV

5.12

RISC-V EA.

5.12 Multilevel caching is an important technique to overcome the limited amount of space that a first-level cache can provide while still maintaining its speed. Consider a processor with the following parameters:

Base CPI, No Memory Stalls	Processor Speed	Main Memory Access Time	First-Level Cache Miss Rate per Instruction**	Second-Level Cache, Direct-Mapped Speed	Miss Rate with Second-Level Cache, Direct-Mapped	Second-Level Cache, Eight-Way Set Associative Speed	Miss Rate with Second-Level Cache, Eight-Way Set Associative
1.5	2 GHz	100 ns	7%	12 cycles	3.5%	28 cycles	1.5%

**First Level Cache miss rate is per instruction. Assume the total number of L1 cache misses (instruction and data combined) is equal to 7% of the number of instructions.

Base CPI 1.5

CP 2 GHz

MM t.ac 100 ns

$$MM\ CC = 100 \cdot 10^{-9} \cdot 2 \cdot 10^9 \cdot \frac{1}{1}$$

$$MM\ C.C. = 200\ CC$$

$$MR_{L_1} = 7\%$$

$$L_2\ CC = 12\ CC$$

$$L_2\ t_{ac} = \frac{12\ CC}{2\ GHz} = 6\ ns$$

$$L_2\ CC = 28\ CC$$

$$L_2\ t_{ac} = \frac{28\ CC}{2\ GHz} = 14\ ns$$

L2 DM

$$MR_{L_2} = 3.5\%$$

L2 8SA

$$MR_{L_2\ 8SA} = 1.5\%$$

2 GHz Base CPI = 1,5

MM $t_{ac} = 100 \text{ ns}$

MM CC = 200 CC

L_1 MR $L_1 = 7\%$

L_2 DM MR $L_2 \text{ DM} = 3,5\%$

$L_2 \text{ DM } t_{ac} = 6 \text{ ns}$

$L_2 \text{ DM } CC = 12 \text{ CC}$

L_2 8-way SA MR $L_2 \text{ 8SA} = 1,5\%$

$L_2 \text{ 8SA } t_{ac} = 19 \text{ ns}$

$L_2 \text{ 8SA } CC = 28 \text{ CC}$

I CPI for only L_1 cache

$CPI_{L_1} = CPI_{ideal} + \frac{\text{Mem Stall Cycles}}{\text{Mem Acc / Inst}} \times MR \times MP (CC)$

$CPI_{L_1} = 1,5 + 0,07 \times 200 \text{ CC} = 1,5 + 14$
 $= \underline{\underline{15,5}}$

I L₂ DM

$$\begin{aligned} CPI_{real} &= CPI_{real} + MR_{L_1} \times MP_{L_1} + MR_{L_2} \times MP_{L_2} \\ &= 1,5 + 0,07 \times 12 + 0,035 \times 200 \\ &= 1,5 + 0,84 + 7 = \underline{\underline{9,34}} \end{aligned}$$

II L₂ 8 way SA

$$\begin{aligned} CPI_{real} &= 1,5 + 0,07 \times 28 + 0,015 \times 200 \\ &= \underline{\underline{6,46}} \end{aligned}$$

$MM\ CC = 400\ CC$

$$\begin{aligned} \text{I } L_1 \text{ only } & CPI_{real} = 1,5 + 0,07 \times 400 = \underline{\underline{29,5}} \\ \text{II } L_2 \text{ DM } & CPI_{real} = 1,5 + 0,07 \times 12 + 0,035 \times 400 \\ &= \underline{\underline{16,34}} \end{aligned}$$

$$\begin{aligned} \text{III } L_2 \text{ 8 way SA } & CPI_{real} = 1,5 + 0,07 \times 28 + 0,015 \times 400 \\ &= \underline{\underline{9,46}} \end{aligned}$$

5.12.2 [10] <\$5.4> It is possible to have an even greater cache hierarchy than two levels? Given the processor above with a second-level, direct-mapped cache, a designer wants to add a third-level cache that takes 50 cycles to access and will have a 13% miss rate. Would this provide better performance? In general, what are the advantages and disadvantages of adding a third-level cache?

L₂ DM L₃ CC = 50 MR_{L₃} = 13%

$$\begin{aligned} CPI_{L_3} &= 1,5 + 0,07 \times 12 + 0,035 \times 50 + 0,13 \times 200 \\ &= 30,09 \end{aligned}$$

Too high miss rate for L₃

5.12.3 [20] <§5.4> In older processors, such as the Intel Pentium or Alpha 21264, the second level of cache was external (located on a different chip) from the main processor and the first-level cache. While this allowed for large second-level caches, the latency to access the cache was much higher, and the bandwidth was typically lower because the second-level cache ran at a lower frequency. Assume a 512 KiB off-chip second-level cache has a miss rate of 4%. If each additional 512 KiB of cache lowered miss rates by 0.7%, and the cache had a total access time of 50 cycles, how big would the cache have to be to match the performance of the second-level direct-mapped cache listed above?

L_2 size 512 KiB

MR $L_2 = 4\%$

each additional 512 KiB

lowered miss rates by 0.7%

L_2 CC = 50 CC

match L_2 DM

(512 KiB, 4% MR)

$$CPI_{old} = 1.5 + 0.07 \times 12 + 0.035 \times 200 = \underline{\underline{9.34}}$$

$$CPI_{new} = 1.5 + 0.07 \times 50 + 0.04 \times 200$$

$$1MB L_2, \quad 0.04 \rightarrow 0.033$$

$$CPI = 1.5 + 0.07 \times 50 + 0.033 \times 200 \quad \times$$

$$1.5MB L_2, \quad 0.04 \rightarrow 0.026$$

$$CPI = 1.5 + 0.07 \times 50 + 0.026 \times 200 = \underline{\underline{10.2}}$$

$$2MB L_2, \quad 0.04 - 3 \times 0.007 = 0.019$$

$$CPI = 1.5 + 0.07 \times 50 + 0.019 \times 200$$

$$= \underline{\underline{8.8}} \text{ cc} \rightarrow 2MB L_2 \text{ needed}$$