

## 2.2. Benchmark Suites

- real programs      x synthetic benchmarks
  - x toy programs
  - x kernels
- geometric mean
- reference machine

$$\text{std dev} = \sqrt{\sum_{i=1}^n (\text{sample}_i - \text{mean})^2}$$

SPEC<sub>i</sub>

$$\text{Geom. mean} = \exp\left(\frac{1}{N} \times \sum_{i=1}^N \ln \text{Sample}_i\right)$$

$$g\text{stddev} = \exp\left(\sqrt{\frac{1}{N} \sum_{i=1}^N (\ln \text{Sample}_i - \ln g\text{mean})^2}\right)$$

## 2.3. Principles of Computer System Design

① Use parallelism when possible


- CLA

- Pipelining

Instruction  
Level


Parallelism

ILP





- multicore comp.

② Locality principle



Cache Memory  $\rightarrow$  pt. code mai utilize operate




Cache Hit  $H = t_1$   
 Cache Miss  $M = t + t_1$

③ Make the common case faster

## 2.3 Principles of Computer system design

③ Make the common case faster



	les.		les.	
Second section vehicle	Time in second section	Speedup second section	Total Time	Overall speedup
Foot	50	1	70	1
Bike	20	2.5	40	1.75
Hyundai	4	12.5	24	2.92
Ferrari	1.7	29.4	21.7	3.225
Rocket car	1	50	21	3.333

$$\frac{5}{3} \div \frac{13}{1.6}$$

$$\frac{50}{20} = 2.5$$

$$\frac{50}{4} = \frac{25}{2} = 12.5$$

$$\text{Overall speedup} = \frac{\text{Time without optimization}}{\text{Time with optimization when possible}}$$

$$= \frac{\text{Time without optimization}}{\text{Time without optimization} (1 - \text{Fraction optimized}) + \frac{\text{Time without optimization}}{\text{Speedup optimized}} \cdot \text{Fraction optimized}}$$

$$= \frac{1}{(1 - \text{Fraction optimized}) + \frac{\text{Fraction optimized}}{\text{Speedup optimized}}}$$

Amdahl's Law

$$\lim_{\text{Speedup-optimized} \rightarrow \infty} \text{Overall-speedup} = \frac{1}{1 - \text{Fraction optimized}}$$

## 2.4. Computer Performance Equation

$$\text{CPU}_{\text{time}} = \frac{\text{Total no. of clock cycles}}{\text{clk cycle time}} \times$$

$$\text{clk frequency} = \frac{1}{\text{time}}$$

$$\text{total number of clk cycles} =$$

$$= \underbrace{\text{Instruction Count}}_{IC} \times \underbrace{\text{Clk cycles per Inst}}_{CPI}$$

$$\text{CPU}_{\text{time}} = IC \times CPI \times \text{clk cycle time}$$

$$\frac{\text{Instruction}}{\text{Program}} \times \frac{\text{Clk cycles}}{\text{Inst.}} \times \frac{\text{Time}}{\text{Clk cycle}} \frac{\text{Time}}{\text{Program}}$$



no of type i  
instr.

$$IC \approx IC_1 + IC_2 + IC_3 + \dots + IC_n = \sum_{i=1}^n IC_i$$

$$CPI = \frac{IC_1 \times CPI_1 + IC_2 \times CPI_2 + \dots}{IC}$$

$$= \sum_{i=1}^n \frac{IC_i}{IC} \times CPI_i$$

fraction of type i instructions

$$CPU_{time} = IC \times CPI \times \text{clk cycle time}$$

RISC  $\longleftrightarrow$  CISC



## Example 1

FLOPS

FP instr. freq = 25%

$$CPI_{FP} = 4.0 \text{ c.c.}$$

$$CPI_{other} = 1.33 \text{ c.c.}$$

$$\text{Freq. of FP SQR} = 2\%$$

$$CPI_{FP \text{ SQR}} = 20 \text{ c.c.}$$

(A) Decrease  $CPI_{FP \text{ SQR}} = 2$

(B) Decrease  $CPI_{FP} = 2.5$

$$CPU_{time} = IC_0 \times CPI_0 \times \text{clk cycle time}_{original}$$

$$CPI_0 = 0.25 \times 4 + 0.75 \times 1.33 = 2 \text{ c.c.}$$

$$CPU_{time A} = IC_0 \times CPI_A \times \text{clk cycle time}_0$$


$$CPI_A = 2 - (20 - 2) \times 0.02 = \underline{\underline{1.64 \text{ c.c.}}}$$

$$CPI_B = 0.25 \times 2.5 + 0.75 \times 1.33 = \underline{\underline{1.625 \text{ c.c.}}}$$

$$2 - (4 - 2.5) \times 0.25$$

## Example 2

## Conditional branch



addr. — — — — —

CPU<sub>B</sub>  $\text{BNE } r_1, r_2, \text{addr.}$

$$\text{CPI}_B = 2 \text{C.C.}$$

$$\text{CPI}_{\text{other}} = 1 \text{C.C.}$$

$$\text{clk cycle time B} = 1.25 \times \frac{\text{clk cycle time A}}{\text{time A}}$$

---

$$\text{CPU time A} = \text{IC}_A \times \text{CPI}_A \times \text{CCT}_A$$

$$\text{CPI}_A = 0.2 \times 2 + 0.8 \times 1 = 1.2$$

(Branch)                      (no branch)

$$\text{CPU time B} = \text{IC}_B \times \text{CPI}_B \times \text{CCT}_B$$

$$\text{IC}_B = 0.8 \times \text{IC}_A$$

Example 2 Conditional branches

28% cond. branches

CPU A

CMT r1, r2

BNE address

adds


CPU B

BNE r1, r2, add.

clock cycle time  $T_B = 1.25$

$CPI_B = 2.00$

$CPI_{other} = 1.00$



$$CPU_{time_A} = IC_A \times CPI_A \times CCT_A = IC_A \times 1.2 \times CCT_A \quad \checkmark$$

$$CPI_A = 0.2 \times 2 + 0.8 \times 1 = 1.2$$

$$CPU_{time_B} = IC_B \times CPI_B \times CCT_B$$

$$I_{CB} = 0.8 \times I_{CA}$$

20 ... 30

$$n \dots 100$$

$$r_A = 25\%$$

$$CPI_B = 0.25 \times 2 + 0.75 \times 1 = 1.25$$

$$CPU_{limB} = IC_A \times 0.8 \times 1.25 \times 1.25 \times CCT_A$$

$$= I_{C_A} \times 1.25 \times e C T_A$$

$$\begin{array}{r} 20B \\ 20C \rightarrow 60D \\ 60D \\ \hline \end{array}$$
  
 $B \rightarrow 20\%$   

$$\begin{array}{r} 20 \dots 80 \\ x \dots 100 \\ \hline \end{array}$$
  

$$x = \frac{20 \cancel{40}}{8} = \frac{10}{4} = 25$$

### Exemplu 3

## Load / Store machine

Inst.	Freq	CPI
ALU	43%	1
Load	21%	2
store	12%	2
Branch	24%	2

25% of all ALU have 1 operand from mem.

LAR  $\alpha_1, [\alpha_2]$

ADD  $\lambda_3, \lambda_4, \lambda_1$ ;  $\lambda_3 \leftarrow \lambda_3 + \lambda_1$

new ALU 2cc.

new CPU  $\rightarrow$  CPI<sub>Branch</sub> = 3