

3.4. Cache Performance

L/S Computers

Split cache $\begin{cases} \text{data} \\ \text{instructions} \end{cases}$

Example - 2% L/S instr.

IMR Instr Miss Rate = 8%

DMR Data Miss Rate = 10%

Miss Penalty = 25 ns

clk Rate = 3 GHz

$t_{ac} = 1$ cc

IC = 1000

a) AMAT = ?
b) CPU_{time} = ?

$$\text{a) } AMAT = t_{ac} + \text{Miss Rate} \times \text{Miss Pen} \\ CCT = \frac{1}{3 \cdot 10^9 s^{-1}} = \frac{10^{-9}}{3} s = 0.333 \text{ ns}$$

$$\text{Miss Pen}^{cc} = \left\lceil \frac{25 \text{ ns}}{0.333 \text{ ns}} \right\rceil = 76 \text{ cc.}$$

$$AMAT = 0.333 \text{ ns} + 76 \text{ cc} \times 0.333 \text{ ns}$$

$$\text{Misses per Inst.} = \frac{1}{\text{need inst to run anything}} \times \frac{0.08 + 0.2 \times 0.1}{\text{Inst 2/5 inst, Avg}}$$

$$\text{Mem. Acc per Inst} \times \text{Miss Rate} = \underline{\underline{0.1}}$$

$$\text{Miss Rate} = \frac{\text{Miss Per Inst}}{\text{Mem Acc per Inst}} = \frac{0.1}{1 + 0.2} = \underline{\underline{0.083}}$$



$$\text{Miss Rate} = 8.33\%$$

$$\text{AMAT} = 2.434 \text{ ns}$$

$$\text{CPI Ideal} = 3$$

$$\begin{aligned} \text{CPU}_{\text{time}} &= \frac{1000}{\text{IC}} \times \left(\frac{3}{\text{CPI}_{\text{ideal}}} + \frac{0.1 \times 76}{\text{Miss/Inst}} \right) \times \frac{0.323 \text{ ns}}{\text{Miss Per Cc CCT}} \\ &= 3529.8 \text{ ns} = 3.5298 \mu\text{s} \end{aligned}$$

3.5 Multi-level caches



Example 2

CPI ideal 1CC

clk Rate = 4 GHz

Miss Pen. = 100 ns

Miss Rate / Insts = 2% = $\frac{\text{Mem Acc Insts}^x}{\text{Miss Rate}}$

$t_{acc} = 5$ ns (read / write)

Miss rate / Insts₂ = 0.5%


$$\begin{aligned}\text{CPU time 1-level} &= IC \left(1 + 0.02 \times \left[\frac{\overbrace{100 \text{ ns}}^{\text{Miss Pen}}}{0.25 \text{ ns}} \right] \right) \times 0.25 \text{ ns} \\ &= IC \times 2.25 \text{ ns}\end{aligned}$$

$$\begin{aligned}\text{CPU time 2-level} &= IC \left(1 + 0.005 \times \left[\frac{\overbrace{100 \text{ ns}}^{\text{Miss Pen}}}{0.25 \text{ ns}} \right] + \right. \\ &\quad \left. + 0.02 \times \left[\frac{\overbrace{5 \text{ ns}}^{\text{t}_{acc}}}{0.25 \text{ ns}} \right] \right) \times 0.25 \text{ ns} \\ &= IC (3.4 \times 0.25 \text{ ns})\end{aligned}$$

$$\frac{\text{Perf level 1}}{2} = \underline{\underline{2.647}}$$

4. Virtual Memory


Processes
Virtual Machines



4.1. Motivation

Virtual Memory Space \geq Physical Mem. Space (Main Mem.)


Virtual Address $\xrightarrow{\text{Translation}}$ Physical Address.



- page (chunk)
- segment
- page \rightarrow fixed size
- seg. \rightarrow variable number of pages


"FCSB, Faci Ce Spune Becali"

Main Memory / page



4.2. Address Translation


Virtual Memory




Physical Memory



Secondary Storage



Mapping



Huge Miss Penalty → page fault

→ need for very low miss rate → full-associative

→ table → Page Table


→ free space pages are paging so

→ write through is out of the question

→ write back

→ Replacement → software → treaba SO



Address Mapping → ARM v8
64 bit words



$$2^{48} \text{ bytes} = 2^8 \times 2^{40} \text{ B} = 2^8 \text{ TiB} \quad 256 \text{ TiB}$$

$$2^{40} \text{ B} = 1 \text{ TiB} \rightarrow \text{Real Address}$$

Page Number



$$\text{Page Size} = 2^{12} \text{ B} = 4 \text{ KiB}$$