COMP 30080 Processor Design

2. MIPS Instructions: Language of the Computer

Dr Chris Bleakley



UCD School of Computer Science and Informatics.

Scoil na Ríomheolaíochta agus an Faisnéisíochta UCD.

Introduction


- 1. About MIPS
- 2. MIPS Assembly Language
- 3. Case Study
- 4. MIPS Machine Language
- 5. MIPS Tool Flow
- 6. Design Decisions

About MIPS

MIPS (Microprocessor without Interlocked Pipeline Stages)

- 1981 John Hennessy at Stanford started work on RISC (Reduced Instruction Set Computer) with deep pipeline.
- 1984 he set up MIPS Computer Systems
- 1985 created R2000, 32-bit RISC processor.
- 1991 created R4000, 1st 64-bit processor.
- 1992 acquired by main customer SGI (graphics workstations), became MIPS Technologies.
- 1990s licensed processors for embedded systems.
- 2012 MIPS Technologies acquired by Imagination Technologies

The Heritage of the MIPS Architecture



Pioneered by Stanford President John Hennessy in the 1980s

Pure, fast, efficient, elegant RISC architecture designed for performance

Now the architecture of choice for multimedia, home networking & beyond

Innovation continues by MIPS and licensees— Altera, Broadcom, Cavium, ICT, NEC, NetLogic, Toshiba, others Multimedia Processors General Processors Markets Developers Cloud Technologies Communications Solutions Partners

Technology

PowerVR Graphics

PowerVR Video

PowerVR Vision

PowerVR OpenRL Ray Tracing

Ensigma RPU architecture

MIPS Architectures MIPS32 Architecture

- MIPS64 Architecture
- MIPS microMIPS

MIPS Architecture Modules

- MIPS Multi-Threading
- MIPS SIMD
- MIPS Virtualization
- MIPS DSP
- MIPS Application Specific Extensions
- MIPS MCU ASE
- ▶ MIPS SmartMIPS ASE
- MIPS 16e ASE
- MIPS-3D ASE

Home » Technology » MIPS Architectures



MIPS Architectures

Imagination's MIPS® architecture is a simple, streamlined, highly scalable RISC architecture that is available for licensing as a standard intellectual property product. Over time, the architecture has evolved, acquired new technologies and developed a robust ecosystem and comprehensive industry support. Its fundamental characteristics - such as the large number of registers, the number and the character of the instructions, and the visible pipeline delay slots - enable the MIPS architecture to deliver the highest performance per square millimeter for licensable IP cores, as well as high levels of power efficiency for today's SoC designs.

MIPS architecture products include:

- The MIPS32® and MIPS64® instruction-set architectures, which are seamlessly compatible, allow customers to port from one generation to the next while preserving their investment in existing software
- microMIPS®, a code compression Instruction Set Architecture (ISA) comprised of 16- and 32- bit instructions, that provides similar performance to MIPS32 with a code size reduction of up to 35%
- Architecture modules that are encompassed as part of the base architecture, including SIMD (Single Instruction Multiple Data operation), Virtualization, multi-threading (MT) and DSP technologies

Welcome Guest | Log in | Register

Related Markets

- ▶ Mobile Multimedia
- ▶ Handheld Multimedia
- ▶ Home Electronics
- ▶ Mobile Computing
- Design Visualization
- ▶ Media & Entertainment
- ▶ Automotive
- ▶ Networking
- Emerging Markets
- ▶ HelloSoft Telecoms

Related Technology

- ▶ PowerVR Graphics
- ▶ PowerVR Video
- ▶ PowerVR OpenRL Ray Tracing
- ▶ Ensigma IP Cores
- ▶ MIPS Processors
- MIPS Architectures
- ▶ MIPS Platforms
- ▶ FlowCloud Platform
- ▶ HelloSoft IMS Stack
- ▶ HelloSoft SIP Stack
- ▶ HelloSoft Handoff Technology
- ▶ HelloSoft Rich Communications Suite

http://www.imgtec.com/mips

- "Embedded system is a special-purpose computer system, which is completely encapsulated by the device that it controls."
- Embedded processor companies license processor designs for inclusion in special-purpose chips.

• 1 MIPS processor takes up <1.5 mm² of die area (0.18um process).

• Used in:

Digital TVs, Set-top boxes, Blu-ray players, DVD players,
 Digital cameras, WiFi access points, Printers, PlayStation2,
 PSP, smartphones, tablets

• Competitors:


- PowerPC, ARM, Intel Quark (IA32)
- Processor landscape...

- Why MIPS for this course?
 - 'Clean' ISA logical, few special cases
 - Comparatively easy to understand
 - Good texts
 - Tool support
 - Principals learnt are applicable to other architectures
 - Even classic CISC architectures such as IA-32 now use RISC concepts internally in the processors
- Nowadays two ISA variants MIPS-32 and MIPS-64



MIPS Assembly Language

MIP32 Architecture



32-bit words in memory 32 data registers, each storing a 32-bit word


Arithmetic Instructions



Variable	Register
а	\$s0
b	\$s1
С	\$s2

Register map

MIPS instruction



operands - register names

data in registers

comment

MUST HAVE 3 AND ONLY 3 OPERANDS

Arithmetic Instructions

$$d = b - c;$$

Variable	Register
d	\$s3
b	\$s1
С	\$s2

sub \$s3, \$s1, \$s2 # data in registers

Pop Quiz

How to deal with more than three variables?

$$f = (g + h) - (i + j);$$


Variable	Register
f	\$20
g	\$s1
h	\$s2
i	\$s3
j	\$s4

Arithmetic Instructions


Core Arithmetic Instructions

Instruction	MIPS Example	C Equivalent
Add	add \$t0,\$t1,\$t2	t0 = t1 + t2
Add immediate	addi \$t0,\$t1,2	t0 = t1 + 2
Subtract	sub \$t0,\$t1,\$t2	t0 = t1 - t2

$$g = h + a[2];$$
 element number 8 of array



actual address = base + offset



 The bytes within a word can be addressed in one of two ways.


• Big endian (MIPS, Motorola)

Data	MSB			LSB
Byte number	0	1	2	3

• Little endian (Intel)

Data	MSB			LSB
Byte number	3	2	1	0


• Note, SPIM/MARS uses the format of the underlying computer. So, on Intel (PCs and new Macs) SPIM/MARS uses Little Endian.



$$a[12] = h + a[8];$$

Variable	Register
h	\$s2
*a[0]	\$s3

Address of / pointer to



Pop Quiz

• Implement the following in MIPS32 assembly language


$$y = x[1] + 2;$$

Variable	Register
У	\$t0
*x[0]	\$t1

First MIPS Program

```
.data
DataIn:
                         1,2
            .word
DataOut:
                         0
            .word
            .text
            .globl
                         main
                         $t0, DataIn
main:
            la
                                              # t0 = *DataIn
            lw
                         $t1, 0($t0)
                                              # t1 = DataIn[0]
                         $t2, 4($t0)
            lw
                                              # t2 = DataIn[1]
                         $t3, $t1, $t2
            add
                                              # t3 = t1 + t2
                         $t0, DataOut
            la
                                              # t0 = *DataOut
                         $t3, 0($t0)
                                              # store t2 at *DataOut
            SW
                         $v0, 10
                                              # system call for exit
            li
            syscall
```

First MIPS Program



Core Logical Instructions

Instruction	MIPS	Example	C Equivalent
Bit-by-bit AND	and	\$s1,\$s2,\$s3	s1 = s2 & s3
Bit-by-bit OR	or	\$s1,\$s2,\$s3	s1 = s2 s3
Bit-by-bit NOR	nor	\$s1,\$s2,\$s3	$s1 = \sim (s2 \mid s3)$
Bit-by-bit AND with constant	andi	\$s1,\$s2,100	s1 = s2 & 100
Bit-by-bit OR with constant	ori	\$s1,\$s2,100	s1 = s2 100
Shift left logical by constant	sll	\$s1,\$s2,10	s1 = s2 << 10
Shift right logical by constant	srl	\$s1,\$s2,10	s1 = s2 >> 10

Pop Quiz

• Set a Boolean to indicate if variable a is odd (TRUE) or not (FALSE).

Variable	Register
*a	\$t0

Pop Quiz

• Implement the following in MIPS32 assembly language:


$$y = x[i] + a;$$

Variable	Register
*a	\$t0
*x[0]	\$t1
i	\$s0

Flow Control


```
goto L1; —— label
...
L1: ... jump destination
NA
```

VERY, VERY NAUGHTY!!



2. MIPS Instructions

Flow Control



Flow Control

```
if (a != b)
         goto L3;
      L3: ...
     bne $s3, $s4, L3
                              #
L3:
                              # branch destination
            branch if not equal
```

Pop Quiz

Variable	Register
f	\$s0
g	\$s1
h	\$s2
a	\$s3
b	\$s4

Consider the common types of loops:

```
for (i=0; i<N; i++) {body}
while (condition) {body}
    pre-test
repeat {body} while (condition)
    post-test</pre>
```

```
for (i=0; i<8, i++) \{body\}
     addi $t0, $zero, 8
                           # i not used in body
Loop: body
     addi $t0, $t0, -1
            $t0, $zero, Loop
     bne
                        OR
     addi $t0, $zero, 0
     addi $t1, $zero, 8
                           # i used in body
Loop: body
     addi $t0, $t0, +1
            $t0, $t1, Loop
     bne
```

```
while (x == 3) \{body\}
```

```
repeat \{body\} while (x == 3)
```

```
addi $t1, $zero, 3
```

Loop: body

beq \$t0, \$t1, Loop # calculate condition

Pop Quiz

while (b[i] == k)

$$i = i + 1;$$

Variable	Register
i	\$s3
*b[0]	\$s6
k	\$s5

Core Branch and Jump Instructions


Instruction	MIPS Example	C Equivalent
Branch on equal	beq \$s1,\$s2,Label	if (s1 == s2) goto Label
Branch on not equal	bne \$s1,\$s2,Label	if (s1 != s2) goto Label
Jump	j Label	goto Label
Jump register	jr \$t0	
Jump and link	jal Label	Label

Handy feature:
 \$zero is a special register whose value is fixed to zero.

Set Instructions

Instruction	MIPS Example	C Equivalent
Set 1 st operand (to 1) if 2 nd operand is less than 3 rd operand	slt \$s1,\$s2,\$s3	<pre>if (s2 < s3) s1 = 1; else s1 = 0;</pre>
Set 1 st operand (to 1) if 2 nd operand is less than constant	slti \$s1,\$s2,10	<pre>if (s2 < 10) s1 = 1; else s1 = 0;</pre>

Reminder...



More Memory Instructions

• MIPS supports 8-bit (byte) load and stores. This is useful for text processing (ASCII characters). The rightmost bits of the register are used:

MIPS support 16-bit (half-word) load and stores:

```
lh $t0, 0($sp) # copy 16-
bits
sh $t0, 0($gp)
```

Core Memory Instructions

Instruction	MIPS Example	C Equivalent
Load word	lw \$s1,4(\$t0)	
Store word	sw \$s1,4(\$t0)	
Load half-word	lh \$s1,4(\$t0)	
Store half-word	sh \$s1,4(\$t0)	
Load byte	lb \$s1,4(\$t0)	
Store byte	sb \$s1,4(\$t0)	

- A procedure (function or routine) allows a programmer to encapsulate specific tasks. This aids clarity and reduces code size.
- There is a special instruction (jump and link) which simultaneously jumps to the subroutine and saves the current address plus one (PC+4) in the return address register (\$ra):

 Then the procedure is complete, a jump register instruction is used to load the return address into the program counter.

- MIPS defines special registers for procedure calls:
 - \$a0 \$a3 : argument registers to pass parameters
 - \$v0 \$v1 : value register to return results
 - \$ra: return address
- The values in temporary registers need not be preserved by the called (callee) procedure:
 - \$t0 \$t9 : temporary
- The values in saved registers must be preserved:
 - -\$s0 \$s7 : saved registers
- If the temporary registers are all used, extra data must be spilled to memory.
- The stack provides hardware support for spilling.

- Stack is Last-In First-Out (LIFO) queue.
- Stack Pointer (\$sp register) holds address of top of stack (last saved item). Stack grows top-down.

```
addi $sp, $sp, -12
                      # move sp down
      $t1, 8($sp)
                          # push $t1
SW
      $t0, 4($sp)
                          # push $t0
SW
      $s0, 0($sp)
                          # push $s0
SW
                          # regs available
• • •
      $s0, 0($sp)
                          # pop $s0
lw
lw
      $t0, 4($sp)
                          # pop $t0
lw $t1, 8($sp)
                          # pop $t1
addi $sp, $sp, 12
                          # move sp back up
```

- Note, the Stack Pointer and the Stack above the Stack Pointer must be preserved during a procedure call.
- When using a nested procedure call, the return address
 (\$ra) must also be preserved. The simplest way is to push
 its contents to the stack.


Memory Model

 Text segment contains program machine instructions.

\$sp -> top

0

- Static data segment contains constants and other static variables.
- Dynamic data segment is used for dynamically variable data structures (the heap). Java new and C malloc.



Register List



Name	Number	Usage	Preserved
\$zero	0	Constant	n/a
\$at	1	Assembler temporary	No
\$v0 - \$v1	2-3	Result values	No
\$a0 - \$a3	4-7	Arguments	No
\$t0 - \$t7	8-15	Temporary	No
\$s0 - \$s7	16-23	Saved	Yes
\$t8 - \$t9	24-25	More temporary	No
\$k0-\$k1	26-27	Reserved for OS kernel	n/a
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	Frame pointer	Yes
\$ra	31	Return address	Yes

Syscall

- Library of function are provided with the MIPS simulator.
- To use one:
 - 1 Load the service number into \$v0.
 - 2 Load the argument values (if any) into \$a0, etc.
 - 3 Issue syscall instruction.
 - 4 Retrieve return value (if any).
- E.g.

```
li $v0, 1  # service 1 is print integer
add $a0, $t0, $zero # load desired value
syscall
```

Syscall

Service	Code in \$v0	Arguments	Result
print integer	1	\$a0 = integer to print	
print float	2	\$f12 = float to print	
print double	3	\$f12 = double to print	
print string	4	\$a0 = address of null-terminated string to print	
read integer	5		\$v0 contains integer read
read float	6		\$f0 contains float read
read double	7		\$f0 contains double read
read string	8	\$a0 = address of input buffer \$a1 = maximum number of characters to read	See note below table
sbrk (allocate heap memory)	9	\$a0 = number of bytes to allocate	\$v0 contains address of allocated memory
exit (terminate execution)	10		
print character	11	\$a0 = character to print	See note below table
read character	12		\$v0 contains character read
open file Sa0 = address of null-terminated string containing filename		filename \$a1 = flags	\$v0 contains file descriptor (negative if error). See note below table
read from file	14	\$a0 = file descriptor \$a1 = address of input buffer \$a2 = maximum number of characters to read	\$v0 contains number of characters read (0 if end-of-file, negative if error). See not
write to file \$a0 = file descriptor \$a1 = address of output buffer \$a2 = number of characters to write		\$a1 = address of output buffer	\$v0 contains number of characters written (negative if error). See note below table
close file	16	\$a0 = file descriptor	
exit2 (terminate with value)	e with 17 \$a0 = termination result		See note below table

Signed and Unsigned Numbers


- All the instructions up until here have assumed that the data is signed, i.e. 2s complement
- This means that:
 - Overflow of the results is handled with an exception
 - Sign extension is used when transferring data from fields to registers
- Some instructions have unsigned versions which do not do this...

Assembly Program Case Study

Goal: write a program to sort a list of numbers.

- 1. Choose the algorithm
- 2. Write the program in C
- 3. Translate to assembly language

- Algorithm Bubble sort
 - Scan a pointer *i* from the beginning to the end of the list.
 - For each value of *i*, scan a second pointer *j* from the item immediately before *i* to the beginning of the list. If the value after *j* is less than the value at *j* then swap them.



Series of swaps moves 1 "bubble" to the correct position.

After that i is incremented and the process repeated.

```
void sort (int v[], int n) {
  int i, j;
  for (i=1; i<n; i=i+1) {
    for (j=i-1; j>=0 && v[j]>v[j+1]; j=j-1) {
      swap (v, j);
    }
  }
}
```

```
void swap (int v[], int k) {
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

```
void swap (int v[], int k) {
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

Variable	Register
*v[0]	\$a0
k	\$a1
temp	\$t0

Pop Quiz

• Translate swap one line at a time

Variable	Register
*v[k]	\$t1
k	\$a1
v[k+1]	\$t2

```
void sort (int v[], int n) {
  int i, j;
  for (i=0; i<n; i=i+1) {
    for (j=i-1; j>=0 && v[j]>v[j+1]; j=j-1) {
      swap (v, j);
    }
}
```

Variable	Register
*v[0]	\$a0 & \$s2
n	\$a1 & \$s3
i	\$s0
j	\$s1

• Outer loop:

```
for (i=0; i< n; i=i+1)
```

Inner loop

exit2:

```
addi $s1, $s0, -1
                                # j=i-1
                            # set $t0 if j<0
for2tst: slti $t0, $s1, 0
                                # if $t0==0 then exit
        bne $t0, $zero, exit2
        sll $t1, $s1, 2
                                # $t1 = j*4
                                # $t2 = *v[0] + j*4
        add $t2, $s2, $t1
        lw $t3, 0($t2)
                                # $t3 = v[j]
        lw $t4, 4($t2)
                                # $t4 = v[j+1]
        slt $t0, $t4, $t3  # set $t0 if v[j+1] < v[j]
        beg $t0, $zero, exit2 # if $t0==0 then exit
        addi $s1, $s1, -1
                                # j=j-1
        j for2tst
                                # jump to start loop
```

for (j=i-1; j>=0 && v[j]>v[j+1]; j=j-1)

Calling swap

```
move $s2, $a0  # copy *v[0]

move $s3, $a1  # copy n

...

move $a0, $s2  # $a0 = *v[0]

move $a1, $s1  # $a1 = j

jal swap
```

Preserve registers on the stack

```
sort: addi \$sp, \$sp, -20 \# make room
           $ra, 16($sp) # push to stack
      SW
               $s3, 12($sp)
      SW
               $s2, 8($sp)
      SW
          $s1, 4($sp)
      SW
                $s0, 0($sp)
      SW
                $s0, 0($sp) # pop from stack
       \mathbb{I}_{W} 
                $s1, 4($sp)
      1w
                $s2, 8($sp)
      1w
                $s3, 12($sp)
      lw
             $ra, 16($sp)
      lw
                $sp, $sp, 20 # restore stack
      addi
```

Test program that calls the sort procedure.

```
.data
list:
        .word 5,2,3,4,1,8,7,9,6
length: .word 9
         .text
         .globl main
        # Main procedure
main:
        addi $sp, $sp, -4
                               # store registers that will be messed up on the stack
         sw $ra, 0($sp)
         la $a0, list
                               # load address of list of numbers to argument 0
                               # load address of length of list
         la $t0, length
         lw $a1, 0($t0)
                               # load length of list to argument 1
        ial sort
                               # jump to sort procedure
                               # retore registers from stack
         lw $ra, 0($sp)
         addi $sp, $sp, 4
                               # return to loader
        jr
             $ra
```

• Complete program on Moodle

MIPS Machine Language

- Assembly language -> Machine language
- "The instruction format defines how the information in the assembly language instruction is coded into a binary machine language word."
- A 32-bit word is divided into a number of segments or fields. Each field is used to represent part of the instruction.
- To ensure that all instructions are 32-bits, MIPS designers chose to support a number of different instruction formats. The formats are distinguished using the opcode field.

• R-format (register format)

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- op = operation (opcode), e.g. add
- rs = 1st register source operand (5 bits select from 32 regs)
- rt = 2nd register source operand
- rd = register destination operand
- shamt = shift amount
- funct = function, selects variant of operation in opcode
 field

• E.g. add \$t0, \$s1, \$s2

000000	10001	10010	01000	00000	100000
add	\$s1	\$s2	\$tO	0	add

• I-format (immediate format)

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- op = operation (opcode), e.g. lw, sw
- rs = base register
- rt = data register
- constant or address

Instruction syntax	Format	ор	rs	rt	rd	shamt	funct	const/ address
add rd, rs, rt	R	0	reg	reg	reg	0	32 _{ten}	_
sub rd, rs, rt	R	0	reg	reg	reg	0	34 _{ten}	-
addi rt,rs,c	I	8 _{ten}	reg	reg	-	-	-	constant
lw rt, c(rs)	I	35 _{ten}	reg	reg	-	-	_	address
sw rt,c(rs)	I	43 _{ten}	reg	reg	-	-	_	address

• R-format (register format)

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

• I-format (immediate format)

ор	rs	rt	constant or address
6 bits	s 5 bits 5 bits		16 bits

\$t0 - \$t7	8-15
\$s0 - \$s7	16-23

Pop Quiz

Manually assemble

$$a[12] = h + a[8];$$

Variable	Register
h	\$s2
*a[0]	\$s3

```
lw $t0, 32($s3)
add $t0, $s2, $t0
sw $t0, 48($s3)
```

```
# load a[8]
# calculate
# stores result
```

Reference

Instruction syntax	Format	mat op		rt.	rd	shamt	funct	const/ address
add <u>rd,rs,rt</u>	R	0	reg	reg	reg	0	32 _{ten}	-
sub <u>rd.rs.rt</u>	R	0	reg	reg	reg	0	34 _{ten}	-
addi <u>rt.rs.c</u>	I	8 _{ten}	reg	reg	1	-	1	constant
lw rt.c(rs)	I	35 _{ten}	reg	reg	-	-	-	address
sw rt.c(rs)	I	43 _{ten}	reg	reg	-	-	-	address

R format

ор	rs	rt	rd	shamt	funct		
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
I format							

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

Name	Number	Usage	Preserved
\$zero	0	Constant	n.a.
\$v0 - \$v1	2-3	Result values	No
\$a0 - \$a3	4-7	Arguments	No
\$t0 - \$t7	8-15	No	
\$s0 - \$s7	16-23	Saved	Yes
\$t8 - \$t9	24-25 More temporary		No
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	Frame pointer	Yes 5
\$ra	31	Return address	Yes

2. N

- Conditional branch instructions & set immediate instructions use I-format
- Jump instruction uses J-format

ор	address
6 bits	26 bits

What if the address takes up more than 26 bits?

- There is a jump register instruction.
- R type.
- Allows 32-bit jumps

jr \$s0

How can you get a constant value into a register?

- For 16 bit constants:
 - Use ori with \$zero (note addi sign extends)

For 32 bit constants:

 What about branches? They are I-format, so only a 16-bit address is allowed.

- Use relative addressing.
- Relative to the address of the next instruction.

Remember instructions use word addresses.

Word address relative Byte address to **Exit** branch [0x00400000] Loop: sll \$t1, \$s3, 2 [0x00400004] add \$t1, \$t1, \$s6 # -2 [0x00400008] \$t0, 0(\$t1) lw bne \$t0, \$s5, **Exit** [0x004000c] # -1# 0 [0x00400010] \$s3, \$s3, 1 add [0x00400014] # +1 Loop [0x00400018] **Exit:** # +2

Label	Byte Address	Relative Address
Loop	0x0040_000	0xFFFA (-6)
Exit	0x0040_001	0x0002 (+2)

Pop Quiz

 What do you do if you need a conditional branch to an address displaced by 20 bits relative to the Program Counter?


```
beq $s0, $s1, L1 # BUT L1 is too far away!
```

Review of Addressing Modes

- Register addressing: "A variable's value is stored in a register". Used in add and sub.
- Immediate addressing: "A constant value is stored as part of the instruction". Used in addi.
- Absolute addressing. "A variable or routine's actual address in memory."
 Used by jumps.
- Relative addressing. "A variable or routine's address in memory is calculated with respect to the address of a specified instruction, typically the address of the next sequential instruction." Used by branches.
- Base or displacement addressing: "A variable or routine's address is equal to the sum of the value in a register and a constant." Use by load and store.

MIPS Tool Flow

Tool Flow



Tool Flow Compiler

• Transforms high-level program into assembly language program.

• >> see other courses!

- Converts assembly instructions to machine instructions.
- 1. Read instruction.
- 2. Check syntax. Ignore comments.
- 3. Put any labels or symbols in the symbol table.
- 4. Look up the instruction format.
- 5. Look up the instruction and register codes.
- 6. Write the machine instruction.
- 7. Once all instructions have been assembled, labels and symbols are resolved and actual values are put into the machine code program.

• "A pseudo instruction is a commonly used instruction that is not in the target instruction set but which the compiler accepts and translates to the target ISA equivalent", e.g.:

```
move $t0, $t1  # pseudo-instruction
add $t0, $zero, $t1  # equivalent

li $t0, 10  # pseudo-instruction
ori $t0, $zero, 10  # equivalent
```

More pseudo instructions:

```
blt $t0, $t1, L1 # branch less than
bgt $t0, $t1, L1 # branch greater than
ble $t0, $t1, L1 # branch less than or equal
bge $t0, $t1, L1 # branch greater than or
equal

la $s0, Label # load address
li $s0, 2 # load immediate
```

• "A directive tells the assembler how to translate the program but does not produce machine instructions", e.g.:

```
.byte 20,12,30,12 \# 8-bit data
.word 10,12
                    # 32-bit data
.ascii "ABC\n"
                    # character data
.align 2
                    # align to 2^2 byte boundary
                    # start of data segment
.data
.text
                    # start of program segment
.globl symbol
                    # declare symbol as global
                    # allows external reference
                    # allocates 40 bytes of
.space 40
                    # memory space
                    # in data segment only
```

Object module files:

- NOTHING TO DO WITH OBJECT-ORIENTED PROGRAMMING.
- Contain machine instructions, data and information to enable linking with other object modules to create a complete program.
- Each object module typically contains a group of related procedures.
- are not executable
- can be relocated, i.e. they can be put anywhere in memory. To allow for this, a list is maintained of instructions and data words which need to be updated with absolute addresses prior to execution.
- can call subroutines in other assembly programs. To allow for this, a list is maintained of instructions which need to be updated with the address of external labels prior to execution.

Assembler

- An object file contains 6 sections:
 - Header: gives size & position of other sections
 - Text segment: contains machine language program. May include unresolved external references.
 - Data segment: contains binary data. May include unresolved external references.
 - Relocation information: identifies instructions and data that depend on absolute addresses.
 - Symbol table: lists addresses with external labels and unresolved references.
 - Debugging information: relates source code to machine code to provide programmer with debug info.

Linker

- Combines independently assembled object modules to create an executable file.
- 1. Determines were code and data modules are placed in memory.
- 2. Determines the addresses of all data and instruction labels.
- 3. Updates all address references.

 Jargon: The link resolves all internal and external undefined labels and patches their references.

Tool Flow Loader

- Puts an executable program into memory and starts it running.
- 1. Reads the file header to determine the size of the program and data.
- 2. Creates address space for the program in memory.
- 3. Copies the instructions and data from the executable file to the address space.
- 4. Copies program arguments to the stack.
- 5. Initialize the registers.
- 6. Jumps to a start-up routine that copies the arguments from the stack and calls the program's main routine.
- 7. When the main routine returns, the start-up routine terminates the program with an exit system call.

Tool Flow Disassembler

- Converts machine instructions to assembly instructions.
- 1. [Manual only:] Convert hex to binary.
- 2. Inspect left-most 6 bits to determine opcode.
- 3. Use this to determine the fields in the rest of the instruction.
- 4. Look up the register codes to determine the register names.
- 5. When all the instructions have been decoded, determine the destinations of any jump, branch or call instructions. Add labels for clarity.

Disassembler

```
[0]
[31]
0000 0000 1010 1111 1000 0000 0010 0000
       ➤ R-type
       rs rt rd shamt funct
op
000000 00101 01111 10000 00000 100000
                        add
      $s0,$a1,$t7
add
```

Tool Flow Instruction Set Simulator

- Takes assembly program as input
- Represents the current state of the processor by holding representation of memory and RAM contents in data structures.
- Reads each instruction and updates contents of data structures based on what the instruction would do.

Pop Quiz

What happens if a program	(in	error)	jumps	to	an	address
containing data?						

MIPS Design Decisions

Design Decisions

RISC

- Meaning:
 - Reduced Instructions Set Computer
- Why?
 - Allows for simple (and fast) interconnection of main memory, registers, ALU.
- Consequences:
 - Several RISC instructions are needed to perform the same operations as some CISC instructions.
 - Simplifies compiler.
 - Relies on pipelining and high clock rate to achieve performance.

Design Decisions

• 32-bit architecture

- Meaning:
 - Memory words and registers are 32-bits long.
- Why?
 - Trade-off between speed of instruction and work done by that instruction.
 - Driven by practicalities of current technology and needs to current applications.
- Consequences:
 - Instruction words must be 32-bits long.
 - Memory addresses must be 32-bits long, Therefore can only address 2^32 locations (bytes). Therefore maximum of 4 GB of main memory.

Design decisions

• 32 registers

- Meaning:

 CPU can store a maximum of 32 x 32-bit data words at any one time.

- Why?

- Trade-off between speed of accessing a register (more choices mean more logic gates) and causing delays by having to swap data in and out of main memory when the registers are full.
- "Spilling is the process of putting less commonly used variables into main memory."

- Consequences:

• Indexing a particular register in a instruction word requires 5-bits $(2^5 = 32 \text{ possibilities}).$

Design Decision

- All machine instructions fit in one memory word
 - Meaning:
 - Machine instructions are 32-bits long
 - Why?
 - Only a single fetch from memory is required in order to load an instruction.
 - Consequences:
 - Less instructions available, i.e. RISC.

Design decisions

 ALU only directly connected to registers (not to main memory)

- Meaning:

 Single instructions cannot mix memory accesses and arithmetic or logical operations.

- Why?

• It is way faster. The registers and the ALU can be closely interconnected. There is no delay waiting around to get something out of main memory.

- Consequences:

 Need separate instructions for accessing memory and using the ALU.

References

References

- Required reading
 - Patterson & Hennessy
 - Chapter 2, Appendix A (on CD-ROM)
 - Harris & Harris
 - Chapter 6
- To probe further
 - MIPS Technologies
 - MIPS32 Architecture for Programmers, volumes 1&2
 - Wikipedia
 - MIPS, SGI, Jim Clark, RISC, CISC, ARM, IA-32, Motorola 68K, PowerPC