

The last two gates

XOR - XNOR



... Two more gates

✓ XOR

✓ XNOR




... two more gates

✓ XOR

✓ XNOR

...are introduced to facilitate the design of binary ADDERS



OR gate

A	B	OR gate
0	0	0
0	1	1
1	0	1
1	1	1

XOR (eXclusiveOR) gate

A	B	OR gate	XOR gate
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

XOR (eXclusiveOR) gate



A	B	OR gate	XOR gate
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

$$A \text{ XOR } B = A \oplus B$$
$$= \overline{A}B + A\overline{B}$$


It produces a high output whenever the two inputs are at opposite levels

XOR (eXclusiveOR) gate

A	B	OR gate	XOR gate
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

$$A \text{ XOR } B = A \oplus B$$
$$= \overline{A} B + A \overline{B}$$

It produces a high output whenever the two inputs are at opposite levels




Another gate ... XNOR

$$\overline{A \oplus B} = ?$$

XNOR (eXclusiveNOR) gate


A	B	XOR gate	XNOR gate
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

XNOR (eXclusiveNOR) gate



A	B	XOR gate	XNOR gate
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{aligned} A \text{ XNOR } B &= \overline{A \oplus B} \\ &= \overline{A} \overline{B} + A B \end{aligned}$$



Parity generator module ... Data

- The parity generators are used in data communications as error detectors

Parity generator module ... Data

- The parity generators are used in data communications as error detectors

A	B	P
0	0	
0	1	
1	0	
1	1	

00	01	10	11
----	----	----	----

DATA

Design a 2-bit Even Parity generator module

- The parity generators are used in data communications as error detectors

A	B	P
0	0	0
0	1	1
1	0	1
1	1	0

00	01	10	11
----	----	----	----

DATA

Design a 2-bit Even Parity generator module

- The parity generators are used in data communications as error detectors

A	B	P
0	0	0
0	1	1
1	0	1
1	1	0

$$P = A \oplus B$$

00	01	10	11
----	----	----	----

DATA

Data Communication with error detection

- The parity generators are used in data communications as error detectors

A	B	P
0	0	0
0	1	1
1	0	1
1	1	0

$$P = A \oplus B$$

00	01	10	11
----	----	----	----

DATA

Data Communication with error detection

- The parity generators are used in data communications as error detectors

A	B	P
0	0	0
0	1	1
1	0	1
1	1	0

$$P = A \oplus B$$

00	01	10	11
----	----	----	----

DATA


000	011	101	110
-----	-----	-----	-----



Transmit ... DATA + ParityBits

Total we have $2^4 = 16$ gates ...

AB	0	AND		A		B	XOR	OR	NOR	XNOR	NOTB		NOTA		NAND	1
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1



Only 7 gates are useful

AND, OR, NOT, NAND, NOR, XOR, XNOR

XOR & XNOR: Gate delay


Gate Delay (nsec)

4.2 (XOR) with 2 inputs

3.2 (XNOR) with 2 inputs


Binary Adders

- The binary Adder is part of the Arithmetic logic Unit (ALU)



Problem: 1-bit binary adder

- Design a binary logic circuit to **Add** 2 binary digits: (a, b) (1-bit Adder).



1-bit adder: Truth table

a	b	c	s
0	0		
0	1		
1	0		
1	1		

1-bit adder: Truth table

a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

1-bit Adder: Carry logic equation

a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Therefore,

$$C = a b$$

1-bit Adder: Sum logic equation

a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Therefore,

$$C = a b$$

$$S = \bar{a} b + a \bar{b}$$


$$= a \oplus b$$

1-bit Adder: Logic circuit

$$C = a b$$

$$S = \bar{a} b + a \bar{b}$$

$$= a \oplus b$$



1-bit Adder: Graphical symbol


$$C = a b$$

$$S = \bar{a} b + a \bar{b}$$

$$= a \oplus b$$



Example-1



Example-1: Addition

$$\begin{array}{r} 1 \\ + 0 \\ \hline \end{array}$$

0 is the **carry** and 1 is the **sum**



Example-2

$$\begin{array}{r} 11 \\ + 01 \\ \hline ?? \end{array}$$


Example-2: Addition

$$\begin{array}{r} 1 \\ 11 \\ + 01 \\ \hline 100 \end{array}$$

What about the logic circuit ?


Example-2: Logic circuit

$$\begin{array}{r} 1 \\ 11 \\ + 01 \\ \hline 100 \end{array}$$



Example-2: Logic circuit


$$\begin{array}{r} 1 \\ 11 \\ + 01 \\ \hline 100 \end{array}$$



Therefore we need logic adders with three inputs = ???

Full-adder ?


$$\begin{array}{r} 1 \\ 11 \\ + 01 \\ \hline 100 \end{array}$$



Therefore we need logic adders with three inputs = *Full Adders*


Result

$$\begin{array}{r} 1 \\ 11 \\ + 01 \\ \hline 100 \end{array}$$



Therefore we need logic adders with three inputs = *Full Adders*

Design a Full-adder



Full-adder: Truth table

C_i	x_i	y_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Full-adder: Truth table

C_i	x_i	y_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full-adder: Logic equations

C_i	x_i	y_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$C_{i+1} = \overline{C_i} x_i y_i + C_i \overline{x_i} y_i + C_i x_i \overline{y_i} + C_i x_i y_i$$

$$S_i = \overline{C_i} \overline{x_i} y_i + \overline{C_i} x_i \overline{y_i} + C_i \overline{x_i} \overline{y_i} + C_i x_i y_i$$

Full-adder: Simplification ... C_{i+1}

$$C_{i+1} = \overline{C_i} x_i y_i + C_i \overline{x_i} y_i + C_i x_i \overline{y_i} + C_i x_i y_i$$

Full-adder: Simplification ... C_{i+1}

$$\begin{aligned} C_{i+1} &= \overline{C_i} x_i y_i + C_i \overline{x_i} y_i + C_i x_i \overline{y_i} + C_i x_i y_i \\ &= C_i (\overline{x_i} y_i + x_i \overline{y_i}) + x_i y_i (\overline{C_i} + C_i) \end{aligned}$$


Full-adder: Simplification ... C_{i+1}

$$\begin{aligned} C_{i+1} &= \overline{C_i} x_i y_i + C_i \overline{x_i} y_i + C_i x_i \overline{y_i} + C_i x_i y_i \\ &= C_i (\overline{x_i} y_i + x_i \overline{y_i}) + x_i y_i (\overline{C_i} + C_i) \end{aligned}$$

$$C_{i+1} = C_i (x_i \oplus y_i) + x_i y_i$$

Full-adder: Simplification ... S_i

$$S_i = \bar{C}_i \bar{x}_i y_i + \bar{C}_i x_i \bar{y}_i + C_i \bar{x}_i \bar{y}_i + C_i x_i y_i \quad ?$$





		y_i	
		0	1
$C_i x_i$	00		1
	01	1	
	11		1
	10	1	

Full-adder: Simplification ... S_i

$$S_i = \bar{C}_i \bar{x}_i y_i + \bar{C}_i x_i \bar{y}_i + C_i \bar{x}_i \bar{y}_i + C_i x_i y_i = C_i \oplus x_i \oplus y_i$$

Why ?



		y_i	
		0	1
$C_i x_i$	00		1
	01	1	
	11		1
	10	1	

Proof

$$S_i = \underbrace{\bar{C}_i \bar{x}_i y_i + \bar{C}_i x_i \bar{y}_i}_{\text{}} + \underbrace{C_i \bar{x}_i \bar{y}_i + C_i x_i y_i}_{\text{}} = C_i \oplus x_i \oplus y_i$$

Proof

$$S_i = \underbrace{\overline{C_i} \overline{x_i} y_i + \overline{C_i} x_i \overline{y_i}} + \underbrace{C_i \overline{x_i} \overline{y_i} + C_i x_i y_i}^? = C_i \oplus x_i \oplus y_i$$

$$S_i = \overline{C_i} (x_i \oplus y_i) + C_i (x_i y_i + \overline{x_i} \overline{y_i})$$

Proof

$$S_i = \underbrace{\overline{C_i} \overline{x_i} y_i + \overline{C_i} x_i \overline{y_i}} + \underbrace{C_i \overline{x_i} \overline{y_i} + C_i x_i y_i} = C_i \oplus x_i \oplus y_i$$

$$S_i = \overline{C_i} (x_i \oplus y_i) + C_i (x_i y_i + \overline{x_i} \overline{y_i})$$

$$S_i = \overline{C_i} (x_i \oplus y_i) + C_i \overline{(x_i \oplus y_i)}$$


Done

$$S_i = \underbrace{\bar{C}_i \bar{x}_i y_i + \bar{C}_i x_i \bar{y}_i}_{\text{Term 1}} + \underbrace{C_i \bar{x}_i \bar{y}_i + C_i x_i y_i}_{\text{Term 2}} = C_i \oplus x_i \oplus y_i$$

$$S_i = \bar{C}_i (x_i \oplus y_i) + C_i (x_i y_i + \bar{x}_i \bar{y}_i)$$


$$S_i = \bar{C}_i (x_i \oplus y_i) + C_i \overline{(x_i \oplus y_i)} =$$

$$\begin{array}{c} \downarrow \quad \quad \downarrow \\ \bar{A} \quad B \end{array} + \begin{array}{c} \downarrow \quad \downarrow \\ A \quad \bar{B} \end{array} = A \oplus B$$




Full-adder ... VHDL

$$C_{i+1} = C_i(x_i \oplus y_i) + x_i y_i$$




$$S_i = C_i \oplus x_i \oplus y_i$$


1-bit Full-adder




4-bit adder




4-bit adder example




4-bit adder example




4-bit adder example



4-bit adder example




4-bit Carry Ripple Adder (CRA)




The carry "ripples" through the full adders


4-bit CRA: Compact form




4-bit CRA ... using VHDL



4-bit CRA ... using VHDL



Overflow ... result is 5 bits



Overflow ...

- When the addition result has an extra bit (5-bits) than the inputs (4-bits), this is called **overflow**
- Overflow occurs in case where the carry-out is one (unsigned numbers addition)
- Overflow is a hardware related "problem"...