
# Microarchitecture

MIPS

# Computer Architecture/Microarchitecture




Architecture: the programmer's view of the computer


 Defined by instructions (operations) and operand locations

Microarchitecture: how to implement an architecture in hardware


 The microarchitecture is built out of "logic" circuits and memory elements




# Computer System Architecture (CPU)




# Computer System Architecture (CPU)




# Computer System Architecture (CPU+M)






# Computer System Architecture




#### Buses




# ARM2 (1996) Datapath








#### MIPS Architecture



## Components of the MIPS System

- DataPath (Registers ... ALU)
  - Major functional hardware components (connected with buses)
- Control Unit
  - Controls the hardware components of the dataPath
  - Control signals (sent to hardware components)
  - Condition signals (receives from the components)
  - Selects the MUX lines to switch between buses
- Memory
- I/C

# Components of the MIPS System




## DataPath components and Memory

- Program Counter (PC)
- Instruction-Register (IR)
- Register-File (RegF)
- Arithmetic Logic Unit (ALU)
- Memory
  - Instruction memory (IM)
    - Stores the machine-code program
  - Data memory (DM)
    - Stores data

#### DataPath and Control Unit

- DataPath; It is the path of instructions and data in the Microprocessor
- DataPath hardware follows the cycle:
  - 1. Fetch Instruction
  - 2. Decode
  - 3. Execute
  - 4. Memory Access
  - 5. Write-back
- Control Unit
  - Controls the DataPath hardware




# MIPS Processor

Microprocessor without Interlocked Pipeline Stages


# 5 Cycles

#### Microarchitecture

- Single-Cycle: each instruction executes in a single CPU cycle
- Multiple-Cycle: each instruction is broken into series of shorter steps
- Pipelined: each instruction broken up into series of steps & multiple instructions execute at once:




# Single Cycle CPU




Each instruction executes in a single cycle

## Multiple Cycle



Only one stage of instruction per clock cycle


# Multiple and Single Cycle




## Combinational and State logic elements

- Combinational
  - F [logic inputs]
  - (gates)
- State
  - F [logic Inputs, time (state)]
  - (flip-flops)

#### State elements of MIPS Processor





## MIPS Instructions types

- R-Type: Register operands
- I-Type: Immediate operand
- J-Type: for Jumping

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
op	rs	rt	rd	shamt	funct		
op	rs	rt	address / immediate				
op	target address						
	op op	op rs op rs	op rs rt	op rs rt rd op rs rt addi	op rs rt rd shamt  op rs rt address / imme		

op: basic operation of the instruction (opcode)


rs: first source operand register rt: second source operand register rd: destination operand register

shamt: shift amount


funct: selects the specific variant of the opcode (function code)

address: offset for load/store instructions (+/-215) immediate: constants for immediate instructions

#### Instruction Fetch



#### Instruction Fetch




The address of the next instruction is: PC + 4


(32/8 = 4)

## R-Type Arithmetic/Logic Instructions

	Opcode	_	_	_		
# bits	6 (31-26)	5 (25-21)	5 (20-16)	5 (15-11)	5 (10-6)	6 (5-0)




# R-Type Arithmetic/Logic Operations




```
add rd, rs, rt
sub rd, rs, rt
```


## **Fetch**




## Decode



## Execute




## No Memory access



```
    add rd, rs, rt
    mem[PC] Fetch the instruction from memory
    R[rd]: R[rs] + R[rt] The actual operation
    PC: PC + 4 Calculate the next instruction's address
```

# Write Back to Register-File




## I-type: Load and Store instructions

Load word from Memory:


```
- lw rt,rs, imm16  # rt = Memory[rs+offset]
- lw rt, imm16(rs)
```


Store word in Memory:


```
- sw rt,rs, imm16  # Memory[rs+offset] = rt
- sw rt,imm16(rs)
```




#### lw rt,rs, imm16










Fetch Instruction (1w)









Sing-extend the immediate (1 m Immediate)



# Single-Cycle Datapath




## Plus the Fetch-part




#### Instruction execution cycle

- 1. (IF): Fetch Instruction
- 2. (ID): Decode
- 3. (EX): Execute
- 4. (MEM): Memory Access
- 5. (WB): Write-back
- IF; Instruction Fetch machine code retrieved from memory
- ID; Instruction Decode set control signals, load source registers
- EX; Execute Perform ALU operation
- MEM; Memory Read/write from/to memory
- WB; Write-Back Result written back into register file


#### Fetch instruction




## Decode




#### **Execute**




# Memory Access



## Write Back to Register-File




#### Microarchitecture: Another view




lw rt,rs, imm16

# Next (second) instruction; PC increment




### Write data in rt to memory



sw rt,rs, imm16

# (R-type) instructions




$$\# r[d] = r[s] + r[t]$$

$$\# r[d] = r[s] - r[t]$$

# Datapath (R-type): add

- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)



# (J-type) instructions




# if 
$$rs = rt$$
,  $pc = imm16$ 

Means the next instruction is at the address specified by label (imm16)


# Datapath (J-type): beq

- Determine whether values in rs and rt are equal
- Calculate branch target address (BTA):

BTA = (sign-extended immediate << 2) + (PC+4)



# Single-Cycle Processor



#### MIPS is a Load/Store Architecture

- Since the MIPS is a Load/Store architecture, all instructions except Load and Store get their operands from CPU registers and store their result in a CPU register
- Hence, the instruction cycle for all instructions except, load and store, is somewhat simpler. Therefore ... it is easier ...

- To implement (hardware)
- To understand Computer Assembly/Architecture
- To educate.

# THE END