

Computer Architecture

CISC/RISC

Computer levels






My $\mathcal{Add}(Z)$ Computer System


My Add(2) Computer System

- Read (Load from the memory) two numbers: 1 and 0
- Store temporarily (to registers) the two numbers to be added



- Add the two numbers (Arithmetic Logic Unit)
- Store back temporarily (to a register) the result

My Add(2) Computer System



rs (First source register operand)rt (Second source register operand)rd (Destination register operand)

add rd, rs, rt
1 0

We have ...

- ALU
 - Add: 2 numbers ...
- Memory
 - Load from Memory to Register-File
- Registers
 - Store temporarily
 - How many registers do we have in a real computer system?

Computer systems

- CISC (Complex Instruction set Computer)
 - 16 registers (INTEL x86, ...)
- RISC (Reduced Instruction set Computer)
 - 32 general registers (MIPS, ARM, Arduino Duo, ...)



CISC and RISC computers

	CISC		
	IBM370	80486	
Instructions	208	235	
Instruction size (bytes)	2-6	1-12	
General registers	16	8	
Developed	1973	1989	

First CISC – IBM/360 (1964)

CISC and RISC computers

	CISC		RISC	
	IBM370	80486	SPARC	MIPS
Instructions	208	235	69	94
Instruction size (bytes)	2-6	1-12	4	4
General registers	16	8	40-580	32
Developed	1973	1989	1987	1991


First CISC – IBM/360 (1964) First RISC – Burroughs B5000 (1963)


Von Newmann/Turing

Harvard Architecture

CISC

RISC






The von Neumann Architecture is named after the scientist John von Neumann (1942-1951)

The name Harvard Architecture comes from the *Harvard Mark I* computer (1944)

CISC




CISC (CPUs)








MIPS Architecture (Single Cycled)



The MIPS – RISC Microprocessor



MIPS (Microprocessor without Interlocked Pipeline Stages) is a Reduced Instruction Set Computer (RISC)

RISC - Registers

Name	Number	Use	Preserved across a call?
\$zero	0	The constant value 0	N.A.
\$at	1	Assembler temporary	No
\$v0-\$v1	2–3	Values for function results and expression evaluation	No
\$a0-\$a3	4–7	Arguments	No
\$t0-\$t7	8–15	Temporaries	No
\$s0 — \$s7	16–23	Saved temporaries	Yes
\$t8_\$t9	24–25	Temporaries	No
\$k0-\$k1	26–27	Reserved for OS kernel	No
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	Frame pointer	Yes
\$ra	31	Return address	Yes

Figure 1.4 MIPS registers and usage conventions. In addition to the 32 general-purpose registers (R0–R31), MIPS has 32 floating-point registers (F0–F31) that can hold either a 32-bit single-precision number or a 64-bit double-precision number.


RISC (CPUs)



iPhone 3G S




Each Instruction execution ...



Next Instruction

- The CPU reads the next instruction from memory
 - It is placed in the Instruction Register (IR)
 - [The Program Counter (PC) register holds the address of the current Instruction]
- The control unit then translates the instruction into the sequence of micro-operations necessary to implement the instruction.

Instruction ...only "one-byte" long




Usually the leftmost bit denotes the addressing mode

Each machine language instruction is composed of two parts:

- 1. Op-code
- 2. Operand (address)

Instructions = Program

The program consists of a sequence of instructions: instruction-0, instruction-1, instruction-2, ... << order of execution Instruction Register: IR (Holds the memory address of the new (next) instruction)




Instructions ... Memory ... Address

- •The program consists of a sequence of instructions
- Program Counter (PC) Register >> holds the address of the current instruction being executed .

Execution Order
0
1
2
3
4

Address	Program-Instructions (machine lang.)
00000	01100110 10111101 11001010 11100110
00001	0001010 11010100 10001101 10010100
00010	10011001 11100011 00111001 01000010
00011	10000011 11100011 11001000 11011001
00100	10000100 10000100 0001101 101001010

Assembly..[Assembler]..Machine language



Assembly programming

Machine Code

0000.0001.0010.1001.0100.0000.0010.000

English

"Put sum of \$t0 and \$t1 into \$t2"

- Assembly language is a compromise
 - Programmers don't like machine code
 - Computers can't understand English
- Mnemonics = symbolic names for instructions
- Labels = named memory locations

```
Instruction

ld $t0, (from)

add $t2, $t1, $t0

st $t2, (there)
```

Description

```
Load the word at address from into $t0

Put the sum of $t0 and $t1 into $t2

Store the word in $t2 into address there
```

List of instructions (Assembly Lang.) ... Instruction Set

- Arithmetic [Add/Subtract, ...]
- Logic [AND, OR, NOT]
- Data [Move, Load, Store, ...]
- Control flow [JUMP, ...]

Multiply 2 numbers: CISC and RISC


Let's say we want to find the product of two numbers

- one number is stored in location 2:3 and another stored in location 5:2
- then store the product back in the location 2:3.


CISC MULT 2:3, 5:2

RISC

LOAD A, 2:3 LOAD B, 5:2 PROD A, B STORE 2:3, A



Intel 8085 (CISC 1970's)



INTEL 8085 (1970's)

Single-address architecture: ADD B

$$\square \quad (A) = (A) + B$$

• The contents of the operand [register (B) or memory] are added to the contents of the accumulator and the result is stored in the accumulator.


INTEL 8085; Instructions

- The 8085 is an 8-bit processor. It can have up to 28 or 256 instructions
- The 8085 a total of 80 instructions.


INTEL8085; Instructions classification

- 1. Data transfer (copy) operations
- 2. Arithmetic operations
- 3. Logical operations
- 4. Branching operations
- 5. Machine-control operations

INTEL 8085 ARCHITECTURE




INTEL 80286 (1980's)



INTEL 80x86 (1980's)

- Two-address architecture: ADD EAX, EBX
- Add contents of EB(base) X register to EA(accumulator) X register

80x86 Registers



INTEL 80x86

CPU contains a unit called "Register file". This unit contains the registers of the following types:

```
    8-bit general registers:
        AL, BL, CL, DL, AH, BH, CH, DH
    16- bit general registers:
        AX, BX, CX, DX, SP, BP, SI, DI
    32-bit general registers:
        EAX, EBX, ECX, EDX, ESP, EBP, ESI, EDI
        (Accumulator, Base, Counter, Data, Stack pointer, Base pointer,
```

4. Segment registers: ES, CS, SS, DS, FS, GS


Source index, Destination Index)


5. Instruction pointer.


x86 Instructions: 8-; 16-; 32-bit data

Example	Meaning	Data Size
add AH, BL	AH <- AH + BL	8-bit
add AX, −1	AX <- AX + OxFFFF	16-bit
add EAX, EDX	EAX <- EAX + EDX	32-bit

CISC - RISC








MIPS vs x86

Feature	MIPS	x86
# of registers	32 general purpose	8, some restrictions on purpose
# of operands	3 (2 source, 1 destination)	2 (1 source, 1 source/destination)
operand location	registers or immediates	registers, immediates, or memory
operand size	32 bits	8, 16, or 32 bits
condition codes	no	yes
instruction types	simple	simple and complicated
instruction encoding	fixed, 4 bytes	variable, 1–15 bytes

MIPS (Single Cycle MIPS CPU)



MIPS

- Three-address architecture: add \$t1, \$t2, \$t3
- (\$t1) = (\$t2) + (\$t3)

• \$t1,\$t2,\$t3 = Names of 3 registers

MIPS Register Set


Software

http://courses.missouristate.edu/kenvollmar/mars/

Name	Register Number	Usage
\$0	0	the constant value 0
\$at	1	assembler temporary
\$v0-\$v1	2-3	Function return values
\$a0-\$a3	4-7	Function arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved variables
\$t8-\$t9	24-25	more temporaries
\$k0-\$k1	26-27	OS temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	Function return address


MIPS2000 RISC Processor; The start







Today ...




MIPS is a [Load/Store Architecture]


- Load (from memory to CPU registers)
- Store (from CPU registers to memory).

Registers, Data transfers


- In a CPU, registers store temporary data
 - Relatively slow Operations/Transfers:
 To-and-from memory (Load/Store)
 - Fast Operations/Transfers:
 Between registers.

MIPS R2000 RISC Processor






MIPS R2000 RISC Processor




MIPS Instruction




MIPS Instruction

add \$t2, \$t0, \$t1



MIPS Instruction

add \$t2, \$t0, \$t1



Registers: \$t2, \$t0, \$t1

MIPS Register Set


Name	Register Number	Usage
\$0	0	the constant value 0
\$at	1	assembler temporary
\$v0-\$v1	2-3	Function return values
\$a0-\$a3	4-7	Function arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved variables
\$t8-\$t9	24-25	more temporaries
\$k0-\$k1	26-27	OS temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	Function return address

Operands: Registers

Registers:

- \$ before name
- Example: \$0, "register zero", "dollar zero"
- Registers used for specific purposes:
 - \$0 always holds the constant value 0.
 - the saved registers, \$s0-\$s7, used to hold variables
 - the temporary registers, \$t0-\$t9, used to hold intermediate values during a larger computation
 - •

Fetch-Decode-Execute-Memory-WriteBack



For each instruction

The explanation of the 5 cycle

Fetch-Decode-Execute-Memory-WriteBack

IF: Instruction Fetch

The next instruction is read from the program memory

ID: Instruction Decode

 The instruction operand is decoded, and the registers needed are read.

EX: Execute


 Executes the instruction and performs calculations with the ALU (arithmetic and logic unit)

MEM: Memory Access

 Reads or writes to the data memory, such as with the lw (Load Word) and sw (Store Word) instructions

WB: Write Back

Write back the results in the resulting register



• IF: get the (below) instruction add from memory

op code	rs (\$s1)	rt (\$s2)	rd (\$t0)	shamt	function
000000	00011=3	00100=4	00111=7	00000	100000 <
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits


Machine Language

- ID: instruction function/read registers
 - R-instruction; > Op code = 000000
 - add instruction because: 100000
 - Reg's source: \$s1, \$s2; contents: \$s1 = 3, \$s2 = 4
- **EX**: add 3 + 4 = 7 (00111)
- MEM: No Operation
- WB: The result back to reg. \$t0 = 00111 = 7

Explanations


- op (operation code)
- rs (First source register operand)
- rt (Second source register operand)
- rd (Destination register operand)
- shamt (Shift amount used in shift instructions)
- funct (Select the variant of the operation in the op code field)

add \$t0, \$s1, \$s2



lw \$rt, offset(\$rs)

Read (Copy) a word from memory (offset (\$rs)) into register (rt)



Indexed (Based) Addressing


lw \$t2, 32₁₀ (\$t0)

1. F: Get the instruction 1w (load word) from memory

op code	rs (\$t0)	rt (\$t2)	Address/immediate
100011	00000	01010	0000 0000 0010 0000
6	5	5	16

- **2. D**: The op code > 010111
 - 010111 is 1w
 - get contents of \$t0; (\$t0 = 0)
- 4. MEM: Load the word stored at: 0x0020
- 5. WB: Store loaded value to \$t2

lw \$t2, 32₁₀ (\$t0)



MIPS Example-1;

```
Expression a = b + c;
```

MIPS code: add \$t0, \$s1, \$s2

MIPS Example-2;

```
Expressions: a = b + c + d;
e = f - a;
```

```
MIPS code: add $t0, $s1, $s2 > c + d
add $s0, $t0, $s3 > b + (c + d)
sub $s4, $s5, $s0 > f - [b + (c + d)]
```

MIPS Example-3;

```
Expression: a = (b + c) - (d + e);
```

```
MIPS code: add $t0, $s1, $s2 > (b+c)
add $t1, $s3, $s4 > (d+e)
sub $s0, $t0, $t1
```

MIPS Example-4

```
Expression: a = b + c + d - e
```

```
add $t0, $s1, $s2 > c + d
add $t0, $t0, $s3 > b + (c+d)
sub $s0, $t0, $s4 > [b + (c+d)] - e
```

Add immediate


```
a = b + 10;
addi $s0,$s1,10 (in MIPS)
```

Acorn RISC Machine: ARM



- The ARM is a Reduced Instruction Set Computer (RISC)
 - Register file: The processor has a total of 37 registers made up of 31 general 32-bit registers and 6 status registers
 - Booth Multiplier
 - Barrel shifter
 - Arithmetic Logic Unit (ALU)
 - Control Unit.

ARM2 (1996) Datapath



ARM7 (2000) DataPath




Figure 1 ARM7TDMI core diagram

General Registers

General registers and Program Counter

U	ser32 / Syste	m
	r0	
	r1	
	r2	
	r3	
	r4	
	r5	
	rб	
	r7	
	r8	
	r9	
	r10	
	r11	
	r12	
	r13 (sp)	
	r14 (lr)	

FIQ32
r 0
r1
r 2
r3
r4
r5
rб
r7
r8_fíq
19_fiq
r10_fiq
r11_fiq
r12_fiq
r13_fiq
r14_fiq
r15 (pc)

Supervisor32		
r0		
r1		
r 2	l	
r3	l	
r4	l	
r 5		
16	l	
1 7	l	
r8	l	
1 9	l	
r10	l	
r11	l	
r12	l	
r13_svc		
r14_svc		
r15 (pc)		

r0	
r1	
r 2	
r3	
r4	
r 5	
rб	
r7	
r8	
r9	
r10	
r11	
r12	
r13_abt	
r14_abt	
r15 (pc)	

_	
т0	
r1	
r 2	
r3	
r4	
r 5	
16	
1 7	
r8	
19	
r10	
r11	
r12	
r13_irq	
r14_irq	
r15 (pc)	

IRQ32

Judelineu 32
10
rl
r 2
r3
r 4
r 5
гб
r 7
r8
19
r10
r11
r12
r13_undef
r14_undef
r15 (pc)

Undefined32

Program Status Registers

cpsr

r15 (pc)

cps	ſ
spsr	fiq


cpsr					
spsr_svc					

cpsr					
spsr_abt					


	cpsr
I	spsr_irq

cpsr						
spsr	undef					


ARM Cortex-5




ARM Cortex-A5 MPCore




ARM-Cortex A9 MPCore




ARM11 MPCore




iPhone processor: 620MHz ARM CPU



Booth Algorithm (Final Course Project)





Multiplier Logic



8-bit Barrel Shift (rotate left) diagram

Why is a Barrel Shift- Left






Control Unit

- For any microprocessor, control unit is the heart of the system
- It is responsible for the system operation and so the control unit design is the most important part in the hole design
- Control unit is usually a pure logic circuit.

Control Unit: "Finite State Machines"



Computer Organization and Architecture

- A computer programmer can work without needing to know the intimate details of the computer hardware...
- On the other hand ...
- Understanding the details of the hardware allows the programmer to optimize the software better for that specific computer...
- Today most of the computer software are not optimal !!! ...