# Projeto 4 - Apresentação

Unicamp - Universidade Estadual de Campinas Paulo Henrique Silva Ribeiro RA 181806 MO601

## Artigo Escolhido

#### Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching


Eric Rotenberg
Computer Science Dept.
Univ. of Wisconsin - Madison
ericro@cs.wisc.edu

Steve Bennett Intel Corporation sbennett@ichips.intel.com James E. Smith
Dept. of Elec. and Comp. Engr.
Univ. of Wisconsin - Madison
jes@ece.wisc.edu


#### **Trace Cache**

 Não pretende replicar a cache de instrução convencional nem o hardware de fetch.

New Fetch mechanism



IPC for the Various Fetch Mechanisms, Single-Cycle Latency



 Calcular IPC com outros tipos de preditores, para comparar com o trace cache, fazendo a análise do "High Bandwidth Instruction Fetching";

Transformar L1-I no próximo nível de cache da Trace Cache;


Relatar e analisar a quantidade de hit/miss nas caches;


```
SubsecondTime tcache_access(Core::mem_op_t mem_op_type, IntPtr tag)
{
   if (mem_op_type == Core::WRITE) ++m_stores; else ++m_loads;
   if (m_sets[tag & m_sets_mask].find(tag))
        return m_latency.getLatency();
   else
   {
      if (mem_op_type == Core::WRITE) ++m_store_misses; else ++m_load_misses;
      m_next_level->icache_access(Core::WRITE, tag);
      return m_next_level->access(mem_op_type, tag);
   }
}
```

```
SubsecondTime coreInitiateMemoryAccessFast(
          bool use_tcache, //PAULO
          Core::mem_op_t mem_op_type,
          IntPtr address)

IntPtr tag = address >> CACHE_LINE_BITS;
    if (use_tcache) return tcache->tcache_access(mem_op_type, tag);
    return dcache->access(mem_op_type, tag);
}
```

```
class MemComponent
   public:
      enum component_t
         INVALID_MEM_COMPONENT = 0,
         MIN_MEM_COMPONENT,
         CORE = MIN_MEM_COMPONENT,
         FIRST_LEVEL_CACHE,
         L1_ICACHE = FIRST_LEVEL_CACHE,
         L1 TCACHE,
         L1_DCACHE,
         L2_CACHE,
         L3 CACHE,
```





Instructions Cycles IPC Time (ns) Idle time (ns) Idle time (%) Cache Summary Cache L1-I num cache accesses num cache misses miss rate mpki Cache L1-D num cache misses num cache misses miss rate	Core 0   139594155   82113631   1.70   30869786   67418   0.2%     16534234   925   0.01%   0.01   33568324   1194275   3.56%	Instructions Cycles IPC Time (ns) Idle time (ns) Idle time (%) Cache Summary Cache L1-T num cache accesses num cache misses miss rate mpki Cache L1-I num cache accesses num cache misses miss rate mpki Cache L1-D num cache accesses num cache misses miss rate mpki Cache L1-D num cache misses miss rate mpki	Core 0   139594154   197966262   0.71   74423407   68222   0.1%     16534234   975   0.01%   0.01
miss rate mpki	3.56%   8.56		33568324 1194417 3.56% 8.56

#### Conclusão