



Computer Architectures Developing a Pipeline processor

Tiago Gomes (ESRG) R&D Centre ALGORITMI

Department of Industrial Electronics

School of Engineering, University of Minho, Guimarães - PORTUGAL







- 5-Stage Pipeline
- 3 addresses Load-Store Architecture
- Data size:
 - •8 bits
- Instructions size:
 - •16 bits







- Register File
 - •8 registers x 8 bits
- Instruction Memory
 - •256 x 16 bits
- Data Memory
 - •256 x 8 bits
- 1 x Input and 1 x Output port: 8 bits







- Microprocessor ISA definition
- Micro-Architecture
- Hazards
- Results





• Instructions:

Arithmetic and logical

• ADD, SUB, AND, OR, XOR Rd = Ra op Rb

NOT

 $Rd = \sim Ra$





Data transfer instructions

Immediate Load

```
Rd = value
```

Load

```
Rd = mem[addr]
```

Store

```
mem[addr] = value
```

Input / Output

$$Rd = Input$$

$$Output = Ra$$





Control instructions

JMP

$$PC = Ra$$

• BRZ

If
$$(Rb == 0) PC = Ra$$

• BRNZ

If
$$(Rb !=0) PC = Ra$$

- Miscellaneous
 - NOP







- Microprocessor ISA definition
- Micro-Architecture
- Hazards
- Results





- First step: instruction encoding
 - Our ISA specified 13 instructions
 - How many bits for the opcode?
 - How many bits to address the Register File?
 - -8 Registers
 - How can an ALU instruction be encoded?

ADD Rd, Ra, Rb





ADD instruction

add Rd, Ra, Rb

opcode	Rd	Ra	Rb			
1100	b b b	b b b	b b b	Χ	Х	Х

Rd = Ra + Rb

Other ALU instructions

add Rd, Ra, Rb Rd, Ra, Rb sub Rd, Ra, Rb and Rd, Ra, Rb or Rd, Ra, Rb xor Rd, Ra not

орсо	de		Rc	1		Ra			Rb)			
1 1 0	0 (b	b	b	b	b	b	b	b	b	Х	Х	х
0 0 0	1	b	b	b	b	b	b	b	b	b	Х	Х	х
0 0 1	. 0	b	b	b	b	b	b	b	b	b	Х	х	х
0 0 1	. 1	b	b	b	b	b	b	b	b	b	Х	х	х
0 1 0	0 (b	b	b	b	b	b	b	b	b	Х	х	х
0 1 0	1	b	b	b	b	b	b	Х	Χ	Х	Х	Х	Х

Rd = Ra + Rb Rd = Ra - Rb Rd = Ra & Rb Rd = Ra | Rb Rd = Ra ^ Rb Rd = ~Ra





Load and Store

loadi Rd, imm

load Rd, @Rb

store Ra, @Rb

load Rd, imm

store Ra, imm

opcodeRdimmediate0 1 1 0 b b b x b b b b b b b

 opcode
 Rd
 Rb
 i

 0 1 1 1 b b b x x x b b b x x 0

 opcode
 Ra
 Rb
 i

 1 0 0 0 x x x b b b b b x x 0

opcodeRdimmediatei0 1 1 1 b b b b b b b b b b b1

 opcode
 Imm [7:5]
 Ra imm[4:0] i

 1 0 0 0 b b b b b b b b b b b b b b b b

Rd = imm

Rd = mem[Rb]

mem[Rb] = Ra

Rd = mem[imm]

mem[imm] = Ra





Other instructions

input Rd output Ra

jmp @Ra

brz Rb, @Ra brnz Rb, @Ra

nop

0	рс	00	de		Rc	ł		Ra)						i
1	1	0	1	b	b	b	х	Χ	X	х	X	X	X	X	C
1	1	0	1	х	Х	Х	b	b	b	х	Х	Х	Х	Х	1

ор	coc	de		Rc	ł		Ra)						
1 (0	1	1 x x x			b	b	b	Х	Χ	Χ	Χ	Χ	Χ

opcode	Rd	Ra	Rb	
1010	ххх	b b b	b b b	ххх
1011	ххх	b b b	b b b	ххх

opcode												
0000	X	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ

Rd = input output = Ra

PC = Ra

if(Rb==0) PC = Ra if(Rb \neq 0) PC = Ra






- Is it possible to divide the instructions in several tasks/stages?
 - Fetch & Decode Stage
 - Read instruction from memory and decode it
 - Execute Stage
 - Perform the calculations (ALU)
 - Memory Access Stage
 - Read or Write to Data Memory
 - Write-Back
 - Write back the result to the Register File






Pipeline








ALU instruction by stages







- Add Rd, Ra, Rb
 - •1st & 2nd stages:
 - Fetch instruction and Read Operands




0	opcode 1 1 0 0				Rd			Ra			Rb)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	Х	X





- Add Rd, Ra, Rb
 - •3rd stage:
 - Calculation




opcode	Rd	Ra	Rb	
1 1 0 0	b b b	b b b	b b b	x x x





- Add Rd, Ra, Rb
 - •4th stage:
 - Do nothing




0	opcode 1 1 0 0				Rd			Ra			Rb)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	Х	X





- Add Rd, Ra, Rb
 - •5th stage:
 - Write-back the result




0	opcode 1 1 0 0				Rd			Ra			Rb)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	Х	X





- Loadi Rd, value
 - •1st & 2nd stages:
 - Fetch instruction and Read Operands




O	рс	oc	le		Rd				iı	mr	ne	edi	at	e	
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





- Loadi Rd, value
 - •3rd stage:




0	рс	oc	le		Rd				iı	mr	ne	di	at	e	
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





• Loadi Rd, value

•4th stage:




0	opcode				Rd				iı	mr	ne	di	at	e	
0	0 1 1 0 b b b				Х	b	b	b	b	b	b	b	b		





• Loadi Rd, value

- •5th stage:
 - Write-back the result




op	oc	OC	le	Rd					iı	mr	ne	edi	at	e	
0	1	1	0	b	b	b	х	b	b	b	b	b	b	b	b





- Store Ra, @Rb (mem[Rb] = Ra)
 - •1st & 2nd stages:
 - Fetch instruction and Read Operands




opcode		Ra	Rb		i
1000	ххх	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
 - •3rd stage:




opcode		Ra	Rb		i
1000	x x x	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
 - •4th stage:




opcode		Ra	Rb		i
1000	ххх	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
 - •5th stage:
 - Do nothing




opcode		Ra	Rb		i
1000	x x x	b b b	b b b	хх	0





- Input Rd (Rd = Input)
 - •4th stage:

Read Input pins




input Rd

О	opcode Rd						Ra							i	
1	1	0	1	b	b	b	х	Х	Х	х	Х	Х	Х	Х	0





- Input Rd (Rd = Input)
 - •5th stage:
 - Write-back result



input Rd

О	opcode Rd						Ra							i	
1	1	0	1	b	b	b	Х	Χ	Х	Х	Х	Χ	Х	Х	0







Data Hazards

Control Hazards

Structural Hazards





Let's run this application

```
input
        R0
                       (R0 = input = 1)
0
   loadi R2, 8
                       (R2 = 8)
  loadi R6, 0
                      (R6 = 0)
  loadi R7, 50
                     (R7 = 50)
  loadi R1, 5
                     (R1 = 5)
5
   add R1, R1, R0 (R1 = 5 + 1 = 6)
  store R1, @R7
                   (mem[50] = 6)
  load R5, (R5 = mem[50] = 6)
   sub R5, R5, R0 (R5 = R5 - 1)
   brnz R5, @R2
9
                     (if(R5!=0) PC = 8)
10
  loadi R3, 255
                      (R3 = 255)
11
   output R3
                       (output = 255)
```





• Hazards?

```
input R0
                         (R0 = input = 1)
0
1
   loadi R2, 8
                         (R2 = 8)
2
  loadi R6, 0
                        (R6 = 0)
3
   loadi R7, 50
                        (R7 = 50)
4
   loadi R1, 5
                        (R1 = 5)
   add R1, R1, R0
5
                        (R1 = 5 + 1 = 6)
  store R1, @R7
                         (mem[50] = 6)
   load R5, @R7
                         (R5 = mem[50] = 6)
8
   sub R5, R5, R0
                    (R5 = R5 - 1)
   brnz R5, @R2
9
                        (if(R5!=0) PC = 8)
10
  loadi R3, 255
                        (R3 = 255)
11
   output R3
                        (output = 255)
```





• Hazards?

```
input
         RO
                          (R0 = input = 1)
0
   loadi R2, 8
                          (R2 = 8)
2
   loadi R6, 0
                          (R6 = 0)
   loadi R7, 50
                          (R7 = 50)
4
   loadi R1, 5
                          (R1 = 5)
                                            Data Hazard
                          (R1 = 5 + 1 = 6)
5
   add
           R1, R1, R0
   store R1, @R7
                          (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
8
   sub R5, R5, R0
                          (R5 = R5 - 1)
   brnz R5, @R2
9
                          (if(R5!=0) PC = 8)
10
   loadi R3, 255
                          (R3 = 255)
11
   output R3
                          (output = 255)
```





How to solve this hazard?


```
input
         R0
                          (R0 = input = 1)
0
   loadi R2, 8
                          (R2 = 8)
   loadi R6, 0
                          (R6 = 0)
   loadi R7, 50
                          (R7 = 50)
   loadi R1, 5
                          (R1 = 5)
                                            Data Hazard
5
                          (R1 = 5 + 1 = 6)
   add
           R1, R1, R0
   store R1, @R7
                          (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
   sub R5, R5, R0
                          (R5 = R5 - 1)
   brnz R5, @R2
9
                          (if(R5!=0) PC = 8)
10
   loadi R3, 255
                          (R3 = 255)
11
   output R3
                          (output = 255)
```





• First solution: Using NOPs

4	loadi	R1, 5	(R1 = 5)	
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard




O	opcode				Rd				iı	mr	ne	edi	at	e	
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





• First solution: Using NOPs

4	loadi	R1, 5	(R1 = 5)	_
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard




ор	С	oc	le		Rc				iı	mr	ne	di	at	e	
0 1	0 1 1 0			b	b	b	х	b	b	b	b	b	b	b	b





First solution: Using NOPs




0	opcode			Rd					immediate						
0	1	1	0	b	b	b	х	b	b	b	b	b	b	b	b





First solution: Using NOPs




0	рс	OC	le		Rd			immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





First solution: Using NOPs




Ready to execute

0	рс	OC	le		Rd			immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





4	loadi	R1, 5	(R1 = 5)	_
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard




opcode			Rd					immediate							
0	1	1	0	b	b	b	х	b	b	b	b	b	b	b	b





4	loadi	R1, 5	(R1 = 5)	_
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard



opcode			Rd					immediate							
0	1	1	0	b	b	b	х	b	b	b	b	b	b	b	b





```
input
           R0
                            (R0 = input = 1)
0
   loadi R2, 8
                            (R2 = 8)
   loadi R6, 0
                            (R6 = 0)
   loadi R7, 50
                            (R7 = 50)
           R1 5
   loadi
                            (R1 = 5)
           R1, R1, R0
R1, @R7
   add
                            (R1 = 5 + 1 = 6)
   store
                            (mem[50] = 6)
                                               Data Hazard
   load R5, @R7
                            (R5 = mem[50] = 6)
   sub R5, R5, R0
                            (R5 = R5 - 1)
   brnz R5, @R2
                            (if(R5!=0) PC = 8)
10
   loadi R3, 255
                            (R3 = 255)
11
            R3
                            (output = 255)
   output
```

Also solved with data forwarding!





```
R0
   input
                            (R0 = input = 1)
0
   loadi R2, 8
                            (R2 = 8)
   loadi R6, 0
                            (R6 = 0)
   loadi R7, 50
                            (R7 = 50)
   loadi R1, 5
                            (R1 = 5)
   add R1, R1, R0
                            (R1 = 5 + 1 = 6)
   store R1, @R7
                            (mem[50] = 6)
           R5, @R7
   load
                            (R5 = mem[50] = 6)
           R5, R5, R0
8
   sub
                            (R5 = R5 - 1)
                                              Data Hazard
           R5, @R2
                            (if(R5!=0) PC = 8)
   brnz
10
   loadi
         R3, 255
                            (R3 = 255)
11
           R3
   output
                            (output = 255)
```


It can't be solved with data forward!!
The pipeline has to be stalled





7	load	R5, @R7	(R5 = mem[50] = 6)
8	sub	R5, R5, R0	(R5 = R5 - 1)

Data Hazard




R5 is only available here!!!





7	load	R5, @R7	(R5 = mem[50] = 6)
8	sub	R5, R5, R0	(R5 = R5 - 1)	Data Hazard



R5 is only available here!!!






```
input
         R0
                          (R0 = input = 1)
0
   loadi R2, 8
                          (R2 = 8)
   loadi R6, 0
                         (R6 = 0)
   loadi R7, 50
                         (R7 = 50)
   loadi R1, 5
                         (R1 = 5)
   add R1, R1, R0
                          (R1 = 5 + 1 = 6)
   store R1, @R7
                          (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
   sub R5, R5, R0
                          (R5 = R5 - 1)
                          (if(R5!=0) PC = 8) Control Hazard
   brnz R5, @R2
10
   loadi R3, 255
                          (R3 = 255)
11
          R3
                          (output = 255)
   output
```









When the BRNZ instruction is fetched, the PC already points to 10, so in the next posedge Clk, the LOADI will be fetched.


However the instruction that should be executed is the SUB instruction since the branch condition is true

To solve this hazard a bubble is introduced






8	sub	R5, R5, R0	(R5 = R5 - 1)	
9	brnz	R5, @R2	(if(R5!=0) PC = 8) Co	ntrol Hazard
10	loadi	R3, 255	(R3 = 255)	








8	sub	R5, R5, R0	(R5 = R5 - 1)	
9	brnz	R5, @R2	(if(R5!=0) PC = 8) Co	ntrol Hazard
10	loadi	R3, 255	(R3 = 255)	









BRNZ





```
input
         R0
                        (R0 = input = 1)
0
   loadi R2, 8
                        (R2 = 8)
  loadi R6, 0
                        (R6 = 0)
  loadi R7, 50
                       (R7 = 50)
4
  loadi R1, 5
                     (R1 = 5)
5
  add R1, R1, R0 (R1 = 5 + 1 = 6)
  store R1, @R7
                    (mem[50] = 6)
  load R5, @R7
                        (R5 = mem[50] = 6)
   sub R5, R5, R0
                   (R5 = R5 - 1)
   brnz R5, @R2
                        (if(R5!=0) PC = 8)
          R3, 255
10
  loadi
                        (R3 = 255)
          R3
11 output
                        (output = 255)
```


Data Hazard

Also solved with data forwarding!






 Pipeline without data forwarding executes this pipeline in 605ns








 While the version with data forward implemented executes in 315ns (almost half of the time!)















- Extend the microprocessor
 - Add more instructions
 - Multiply
 - Mov between Registers
 - Other branch conditions
 - Halt
 - Add support to Jump and Link

Develop Assembler





• THE END