

## Testbenches











# Embedded Systems What is a testbench? Research Group



- Testbench is a program designed to generate predefined sequence of inputs and optionally observe outputs.
- It can be self-checking if output verification is automatic.
- In terms of input vectors to be used can be classified as:
  - Exhaustive
  - Golden vector
  - Random
- Testbench in verilog is a program that wraps around an actual design.

# **Research Group**

### Embedded Systems What is a testbench?



- Verification of outputs can be done during or after the simulation.
- Analysis of the result can be done through waveforms or log files with data about simulation.

# **Research Group**

### Embedded Systems TestBench: Exhaustive



```
∑ Project Summary × @ n_bit_adder.v ×
                                                                               /home/nelson/project_2/sources_/nbit_adder/n_bit_adder.v
    6 module n_bit_adder(
    7 x,
    8 y,
    9c in,
   10 sum,
   11 c out
   12);

    Test all possibilities

   14 parameter n=4;
   16 input [n-1:0] x,y;
                                                                     and situations;
   17 input c in;
18 output req [n-1:0] sum;
   19 output reg c out;
   20 reg co;
   21 integer i;
   23 always@(x or y or c_in)
   24 begin
         co=c in;
   25
         for(i=0;i<n;i=i+1)
             \{co,sum[i]\}=x[i]+y[i]+co;
```

# Embedded Systems TestBench: Exhaustive Research Group

## e






# **Research Group**

### Embedded Systems TestBench: Exhaustive






# **Research Group**

### Embedded Systems TestBench: Exhaustive






Run Behavioral Simulation;

# **Research Group**

### Embedded Systems TestBench: Exhaustive






# **Research Group**

### Embedded Systems TestBench: Exhaustive





## **Embedded Systems Research Group**

### TestBench: Golden Vectors




```
D:/Users/Vitor/Desktop/Yanni2/n_adder/n_bit_adder_tb_GV.v
33
       // Outputs
       wire [N-1:0] sum;
       wire c out;
       // Instantiate the Unit Under Test (UUT)
       n bit adder uut (
           .x(x),
           .y(y),
           .c in(c in),
           .sum(sum),
           .c_out(c_out)
       );
       integer i;
       reg [N-1:0] x array [M-1:0];
       reg [N-1:0] y array [M-1:0];
49
       initial
50
           begin
51
           $readmemh("inputx.vh", x array);
           $readmemh("inputy.vh", y array);
52
53
           ena
54
55
       initial
56
           for(i=0;i<=M-1;i=i+1)
57
                begin
               x=x array[i];
58
59
               y=y_array[i];
               c_in=1'b0;
60
                #20;
62
                end
63
64
       initial
           #200
66
```

Test modules specifying conditions in text files;

## TestBench: Golden Vectors






 Replace the testbench file

## TestBench: Golden Vectors






 Select the Golden Vector testbench file

# **Embedded Systems Research Group**

## TestBench: Golden Vectors






Create new files

## TestBench: Golden Vectors





- Named:
  - inputx.txt
  - Inputy.txt

## TestBench: Golden Vectors






• Fill the files

# **Embedded Systems Research Group**






Add the created files as simulation sources

# **Embedded Systems Research Group**






Add the created files as simulation sources

## ESRG Embedded Systems

## TestBench: Golden Vectors






Run the Simulation

## TestBench: Golden Vectors





Verify the results;

# **Research Group**

### Embedded Systems TestBench: Random



```
_ 🗆 🗗 ×
             ∑ Project Summary × № n_bit_adder.v × № n_bit_adder_tb_random.v ×
                                                                                               /home/nelson/project 2/sources /nbit adder TB random/n bit adder tb random.v
                49
                      initial
               50
                      for(i=0;i<=2*N;i=i+1)
                52
                          x = $random % 2**N;
                53
                          y = $random % 2**N;
                54
55
                          c in = I'b0;
                          test sum = x+y;
                          #15:
_ ㅁ립×
                57
                          if(test_sum != {c_out, sum}) $display("Error iteration %h", i);
                58
59
                      #5;
                          end
                60
                61
      62
                      initial
```

 Test random situations;

## TestBench: Golden Vectors



