

Xilinx Vivado Logic Analyzer



Group Stage









Introduction



- This document contains a tutorial designed to help debug complex FPGA designs
- This tutorial describes the steps involved in taking a small RTL design and the multiple ways of inserting the Integrated Logic Analyzer (ILA) core to help debug the design
- This debug method:
 - Allows to visualize the FPGA's internal signals;
 - Debugging in runtime that allows:
 - To validate system's behavior
 - To detect bugs that aren't spotted in simulation
 - To accelerate the debugging process

Introduction



- Integrated Logic Analyzer (ILA):
 - Can be used to monitor the internal signals of a design.
 - Includes many advanced features of modern logic analyzers, including Boolean trigger equations, and edge transition triggers.
 - All design clock constraints that are applied to your design are also applied to the components inside the ILA core, since the ILA core is synchronous to the design being monitored,

Introduction




- Vivado Logic Analyzer uses the FPGA's resources:
 - Block RAM: Trigger and data;
 - Triggers Compare Logic (Slice Logic)

 So, it is necessary to reserve some FPGA resources for the logic associated with this tool. **Research Group**

Vivado Debug Design







Create a Verilog RTL Project

• Ex 32-bits Counter:


- module top (reset, clk, cnt);
- input clk;
- input reset;
- output [3:0] cnt;
- (* mark_debug="true" *) reg [31:0] counter;
- always @(posedge clk) begin
- if(reset)
- counter <= o;
- else
- counter = counter + 1;
- end
- assign cnt = counter[31:28];
- endmodule



- Debug Main Steps:
 - Map I/O pins [I/O Planning]:
 - CLK → L16 (Zybo's External Clock)
 - Reset → T16 (Switch 1)
 - Cnt [Place automatically]




- Debug Main Steps:
 - Synthesize Design
 - Open Synthesized Design
 - Setup Debug






- Debug Main Steps:
 - Click Next






- Debug Main Steps:
 - Select Data and Trigger signals
 - Click Next



Research Group



- Debug Main Steps:
 - Click Next






- Debug Main Steps:
 - Click Finish



Embedded Systems Research Group




- **Debug Main Steps:**
 - Implement Design
 - Generate Bitstream
 - Open Hardware Target






- Debug Main Steps:
 - Open Target → Auto Connect






- Debug Main Steps:
 - Program FPGA Device






- Debug Main Steps:
 - Program FPGA Device
 - Select Bitstream and Debug Probes






Vivado Logic Analyzer:






- Vivado Logic Analyzer:
 - Setup Trigger
 - Select Trigger Name and Compare Value






- Vivado Logic Analyzer:
 - Start/Stop Capturing Samples





- Vivado Logic Analyzer:
 - Visualize Capture Data after triggering the signal



Vivado Logic Analyzer



Questions?