



# Computer Architectures Developing a Pipeline processor

22/04/2013

Tiago Gomes
(ESRG)
Centro ALGORITMI
Department of Industrial Electronics
School of Engineering,
University of Minho, Guimarães - PORTUGAL







- 5-Stage Pipeline
- 3-addresses Load-Store Architecture
- Data size:
  - •8-bits
- Instructions size:
  - •16-bits





- Register File
  - 8 registers x 8-bits



- Instruction Memory
  - 256 x 16-bits
- Data Memory
  - 256 x 8-bits
- IO ports
  - 8-bit Input port
  - 8-bit Output port







Instruction Set Architecture

Micro-Architecture

Hazards

Results







- Register File:
  - •RF = {R0, R1, R2, R3, R4, R5, R6, R7}
- 6 Arithmetic/Logic instructions
- 4 Data transfer instructions
- 3 Control instructions







#### • Instructions:

Arithmetic and logical

NOT

$$Rd = \sim Ra \qquad (eg., R5 = \sim R7)$$



#### **Architecture**



#### Data transfer instructions

Immediate Load

$$Rd = value (eg., R3 = 0x55)$$

Load

$$Rd = mem[addr]$$
 (eg.,  $R2 = mem[3]$ )

Store

$$mem[addr] = value$$
 (eg.,  $mem[5] = R0$ )

• Input / Output

#### **Architecture**



#### Control instructions

JMP

$$PC = Ra$$

(eg., PC = R1)

• BRZ

If 
$$(Rb == 0) PC = Ra$$

• BRNZ

If 
$$(Rb !=0) PC = Ra$$

#### Miscellaneous

NOP

$$(PC = PC + 1)$$







- Microprocessor ISA definition
- Micro-Architecture
- Hazards
- Results







- First step: instruction encoding
  - Our ISA specifies 13 instructions
    - How many bits for the opcode?
    - How many bits to address the Register File?

. . .

How can an ALU instruction be encoded?

ADD Rd, Ra, Rb







#### ADD instruction

add Rd, Ra, Rb

opcode	Rd	Ra	Rb		
1 1 0 0	b b b	b b b	b b b	x x x	(

Rd = Ra + Rb

# Other ALU instructions

add Rd, Ra, Rb Rd, sub Ra, Rb Rd, Ra, Rb and Rd, Ra, Rb or Rd, Ra, Rb xor Rd, Ra not

opcode	Rd	Ra	Rb	
1 1 0 0	b b b	b b b	b b b	x x x
0001	b b b	b b b	b b b	x x x
0010	b b b	b b b	b b b	x x x
0 0 1 1	b b b	b b b	b b b	x x x
0 1 0 0	b b b	b b b	b b b	x x x
0 1 0 1	b b b	b b b	x x x	ххх

Rd = Ra + Rb Rd = Ra - Rb Rd = Ra & Rb Rd = Ra | Rb Rd = Ra ^ Rb Rd = ~Ra







# Load and Store

loadi	Rd,	imm

store Ra, @Rb

load Rd, imm

store Ra, imm

орсо	de	Rd				immediate						e	
0 1 1	. 0	b	b l	b	X	b	b	b	b	b	b	b	b

opcode	Rd		Rb		i
0 1 1 1	b b b	ххх	b b b	хх	C

opcode		Ra	Rb		i
1000	ххх	b b b	b b b	хх	0

opcode	Rd	immediate	i
0 1 1 1	b b b	b b b b b b b	1

opcode	Imm [7:5]	Ra	imm[4:0]	i
1000	b b b	b b b	b b b b b	1

$$Rd = imm$$

$$Rd = mem[Rb]$$

$$mem[Rb] = Ra$$

Rd = mem[imm]

mem[imm] = Ra







# Other instructions

input Rd output Ra

jmp @Ra

brz Rb, @Ra brnz Rb, @Ra

nop

opc	le	Rd			Ra								i	
1 1	0	1	b	b	b	х	Χ	Χ	Х	Χ	X	Χ	X	C
1 1	0	1	х	Х	Х	b	b	b	Х	Х	Х	Х	Х	1

opcode							Ra								
1	0	0	1	Χ	Χ	Χ	b	b	b	Х	Χ	Χ	Χ	Χ	Χ

opcode			Rd			Ra				Rb	)				
1	0	1	0	Х	Χ	Χ	b	b	b	b	b	b	Х	Χ	Х
1	0	1	1	Х	Х	Х	b	b	b	b	b	b	Х	Х	Х

opcode												
0000	X	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х

Rd = input output = Ra

PC = Ra

if(Rb==0) PC = Ra if(Rb $\neq$ 0) PC = Ra






- Is it possible to divide instructions in several tasks/stages?
  - Fetch & Decode Stages
    - Read instruction from memory and decode it
  - Execute Stage
    - Perform the calculations (ALU)
  - Memory Access Stage
    - Read or Write to Data Memory
  - Write-Back
    - Write back the result to the Register File




# **Pipeline**







# **Pipeline**











# ALU instruction by stages







- Add Rd, Ra, Rb
  - •1st & 2nd stages:
    - Fetch instruction and Read Operands




O	рс	OC	le		Rd			Ra			Rb	)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	Х	X





- Add Rd, Ra, Rb
  - •3<sup>rd</sup> stage:
    - Calculation




O	рс	OC	le		Rd			Ra			Rb	)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	Х	X





- Add Rd, Ra, Rb
  - •4th stage:
    - Do nothing




opcode	Rd	Ra	Rb	
1 1 0 0	b b b	b b b	b b b	x x x





- Add Rd, Ra, Rb
  - •5<sup>th</sup> stage:
    - Write-back the result




0	рс	oc	le		Rd			Ra			Rb	)			
1	1	0	0	b	b	b	b	b	b	b	b	b	X	X	X





- Loadi Rd, value
  - •1st & 2nd stages:
    - Fetch instruction and Read Operands




0	opcode			Rd					immediate						
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





# • Loadi Rd, value

•3<sup>rd</sup> stage:




О	opcode			Rd				immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





- Loadi Rd, value
  - •4th stage:




О	opcode			Rd				immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





- Loadi Rd, value
  - •5<sup>th</sup> stage:
    - Write-back the result




0	рс	oc	le	Rd					iı	mr	ne	edi	at	e	
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





- Store Ra, @Rb (mem[Rb] = Ra)
  - •1st & 2nd stages:
    - Fetch instruction and Read Operands




opcode		Ra	Rb		i
1000	x x x	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
  - •3<sup>rd</sup> stage:




opcode		Ra	Rb		i
1 0 0 0	ххх	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
  - •4<sup>th</sup> stage:




opcode		Ra	Rb		i
1000	x x x	b b b	b b b	хх	0





- Store Ra, @Rb (mem[Rb] = Ra)
  - •5<sup>th</sup> stage:
    - Do nothing




opcode		Ra	Rb		i
1000	x x x	b b b	b b b	хх	0





- Input Rd (Rd = Input)
  - •4<sup>th</sup> stage:

Read Input pins




input Rd

opcode			Rd			Ra								i	
1	1	0	1	b	b	b	х	Х	Х	Х	Х	Х	Х	Х	0





- Input Rd (Rd = Input)
  - •5<sup>th</sup> stage:
    - Write-back result



input Rd

opcode				Rd			Ra								i
1	1	0	1	b	b	b	х	Х	Х	х	Х	Х	Х	Х	0







Data Hazards

Control Hazards

Structural Hazards





#### Let's run this code

```
input R0
                       (R0 = input = 1)
0
  loadi R2, 8
1
                       (R2 = 8)
2 loadi R6, 0
                       (R6 = 0)
  loadi R7, 50
                      (R7 = 50)
  loadi R1, 5
                     (R1 = 5)
5
  add R1, R1, R0 (R1 = 5 + 1 = 6)
  store R1, @R7
                     (mem[50] = 6)
  load R5, @R7
7
                     (R5 = mem[50] = 6)
8
  sub R5, R5, R0
                   (R5 = R5 - 1)
9
  brnz R5, @R2
                      (if(R5!=0) PC = 8)
10
  loadi R3, 255
                      (R3 = 255)
11
  output R3
                       (output = 255)
```





### • Hazards?

```
R0
   input
                          (R0 = input = 1)
   loadi R2, 8
1
                          (R2 = 8)
   loadi R6, 0
                          (R6 = 0)
   loadi R7, 50
                          (R7 = 50)
   loadi R1, 5
                          (R1 = 5)
   add R1, R1, R0
5
                          (R1 = 5 + 1 = 6)
   store R1, @R7
                          (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
8
   sub R5, R5, R0
                          (R5 = R5 - 1)
   brnz R5, @R2
9
                          (if(R5!=0) PC = 8)
10
   loadi R3, 255
                          (R3 = 255)
                          (output = 255)
11
   output R3
```





#### Hazards?

```
input R0
                          (R0 = input = 1)
0
   loadi R2, 8
1
                          (R2 = 8)
   loadi R6, 0
                          (R6 = 0)
   loadi R7, 50
                          (R7 = 50)
4
   loadi R1, 5
                           (R1 = 5)
                                            Data Hazard
5
   add
                           (R1 = 5 + 1 = 6)
           R1, R1, R0
   store R1, @R7
                           (mem[50] = 6)
   load R5, @R7
7
                           (R5 = mem[50] = 6)
8
   sub R5, R5, R0
                          (R5 = R5 - 1)
9
   brnz R5, @R2
                          (if(R5!=0) PC = 8)
10
   loadi R3, 255
                          (R3 = 255)
11
   output R3
                          (output = 255)
```





#### How to solve this hazard?


```
R0
   input
                          (R0 = input = 1)
0
   loadi R2, 8
1
                          (R2 = 8)
   loadi R6, 0
                          (R6 = 0)
   loadi R7, 50
                          (R7 = 50)
   loadi R1, 5
                          (R1 = 5)
                                            Data Hazard
5
                          (R1 = 5 + 1 = 6)
   add
           R1, R1, R0
   store R1, @R7
                          (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
   sub R5, R5, R0
                          (R5 = R5 - 1)
9
   brnz R5, @R2
                          (if(R5!=0) PC = 8)
10
   loadi R3, 255
                          (R3 = 255)
11
   output R3
                          (output = 255)
```





## • First solution: Using NOPs

4	loadi	R1, 5	(R1 = 5)	
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard




opcode			Rd					immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





# • First solution: Using NOPs

4	loadi	R1, 5	(R1 = 5)	
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazar




.


орсо	de	Rd			immediate							
0 1 3	1 0	b	b k	X	b	b	b	b	b	b	b	b





### First solution: Using NOPs






opcode	Rd	immediate
0 1 1 0	b b b x	b b b b b b b b





### First solution: Using NOPs




opcode			le	Rd					immediate						
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





## First solution: Using NOPs




Ready to execute

opcode			le	Rd					immediate						
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





4	loadi	R1, 5	(R1 = 5)	_
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard




opcode	Rd	immediate
0 1 1 0	b b b x	b b b b b b b b





4	loadi	R1, 5	(R1 = 5)	
5	add	R1, R1, R0	(R1 = 5 + 1 = 6)	Data Hazard



opcode			Rd					immediate							
0	1	1	0	b	b	b	Х	b	b	b	b	b	b	b	b





```
R0
    input
                             (R0 = input = 1)
    loadi R2, 8
1
                             (R2 = 8)
   loadi R6, 0
                             (R6 = 0)
   loadi R7, 50
                             (R7 = 50)
            R1 \sum_{i=1}^{n} 5
   loadi
                             (R1 = 5)
                R1, R0
    add
                             (R1 = 5 + 1 = 6)
            R1, @R7
    store
                             (mem[50] = 6)
                                                Data Hazard
            R5, @R7
    load
                             (R5 = mem[50] = 6)
    sub R5, R5, R0
                             (R5 = R5 - 1)
9
    brnz R5, @R2
                             (if(R5!=0) PC = 8)
10
   loadi R3, 255
                             (R3 = 255)
11
            R3
                             (output = 255)
    output
```

Also solved with data forwarding!






```
input
          R0
                            (R0 = input = 1)
   loadi R2, 8
                            (R2 = 8)
   loadi R6, 0
                           (R6 = 0)
   loadi R7, 50
                           (R7 = 50)
   loadi R1, 5
                           (R1 = 5)
   add R1, R1, R0
                            (R1 = 5 + 1 = 6)
           R1, @R7
                            (mem[50] = 6)
   store
           R5. @R7
   load
                            (R5 = mem[50] = 6)
8
   sub
            R5, R5, R0
                            (R5 = R5 - 1)
                                              Data Hazard
           R5, @R2
   brnz
                            (if(R5!=0) PC = 8)
10
   loadi
           R3, 255
                            (R3 = 255)
11
           R3
                            (output = 255)
   output
```

Can we solve this hazard with forwarding mechanism?





7	load	R5, @R7	(R5 = mem[50] = 6	5)
8	sub	R5, R5, R0	(R5 = R5 - 1)	Data Hazard




R5 is only available here!!! The pipeline has to be stalled





```
7 load R5, @R7 (R5 = mem[50] = 6)
8 sub R5, R5, R0 (R5 = R5 - 1) Data Hazard
```



R5 is only available here!!!







```
R0
   input
                          (R0 = input = 1)
   loadi R2, 8
1
                         (R2 = 8)
  loadi R6, 0
                         (R6 = 0)
  loadi R7, 50
                         (R7 = 50)
   loadi R1, 5
                        (R1 = 5)
   add R1, R1, R0 (R1 = 5 + 1 = 6)
  store R1, @R7
                       (mem[50] = 6)
   load R5, @R7
                          (R5 = mem[50] = 6)
   sub R5, R5, R0
                          (R5 = R5 - 1)
                          (if (R5!=0) PC = 8) Data & Control Hazard
   brnz R5, @R2
   loadi R3, 255
10
                          (R3 = 255)
11
          R3
                          (output = 255)
   output
```









When the BRNZ instruction is fetched, the PC already points to 10, so in the next posedge Clk, the LOADI will be fetched.


However the instruction that should be executed is the SUB instruction, since the jump condition is true

To solve this hazard a bubble is introduced






8	sub	R5, R5, R0	(R5 = R5 - 1)	
9	brnz	R5, @R2	(if(R5!=0) PC = 8)	Control Hazard
10	loadi	R3, 255	(R3 = 255)	








8	sub	R5, R5, R0	(R5 = R5 - 1)	
9	brnz	R5, @R2	(if(R5!=0) PC = 8)	Control Hazard
10	loadi	R3, 255	(R3 = 255)	







8	sub	R5, R5, R0	(R5 = R5 - 1)
9	brnz	R5, @R2	(if(R5!=0) PC = 8) Control Hazard
10	loadi	R3, 255	(R3 = 255)



BRNZ






```
R0
   input
                        (R0 = input = 1)
   loadi R2, 8
1
                        (R2 = 8)
2 loadi R6, 0
                       (R6 = 0)
  loadi R7, 50
                       (R7 = 50)
  loadi R1, 5
                      (R1 = 5)
  add R1, R1, R0 (R1 = 5 + 1 = 6)
  store R1, @R7
                    (mem[50] = 6)
  load R5, @R7
                  (R5 = mem[50] = 6)
  sub R5, R5, R0
                      (R5 = R5 - 1)
   brnz R5, @R2
                        (if(R5!=0) PC = 8)
10
  loadi
          R3, 255
                        (R3 = 255)
          R3
                                        Data Hazard
11
  output
                        (output = 255)
```

Also solved with data forwarding!





 Pipeline without data forwarding executes this code in 605ns






#### Results



 While the version with data forward implemented executes in 315ns (almost half of the time!)









- Extend the microprocessor
  - Add more instructions
    - Mov between Registers
      - -MOV R3, R4
    - Other branch conditions
      - -BRN, BRC
    - Halt
      - -Stop execution
  - Add support to Jump and Link
- Develop Assembler





### • THE END