

Testbenches



What is a testbench?



- Testbench is a program designed to generate predefined sequence of inputs and optionally observe outputs.
- It can be self-checking if output verification is automatic.
- In terms of input vectors to be used can be classified as:
 - Exhaustive
 - Golden vector
 - Random
- Testbench in verilog is a program that wraps around an actual design.

What is a testbench?



- Verification of outputs can be done during or after the simulation.
- Analysis of the result can be done through waveforms or log files with data about simulation.


TestBench: Exhaustive

A screenshot of a Verilog code editor window. The window has two tabs: 'Project Summary' and 'n_bit_adder.v'. The active tab shows the Verilog code for an n-bit adder. The code is as follows:


```
5
6 module n_bit_adder(
7 x,
8 y,
9 c_in,
10 sum,
11 c_out
12 );
13
14 parameter n=4;
15
16 input [n-1:0] x,y;
17 input c_in;
18 output reg [n-1:0] sum;
19 output reg c_out;
20 reg co;
21 integer i;
22
23 always@(x or y or c_in)
24 begin
25     co=c_in;
26     for(i=0;i<n;i=i+1)
27         {co,sum[i]}=x[i]+y[i]+co;
28 end
```

The line 'integer i;' is highlighted in yellow. The editor has a standard toolbar on the left and a scrollbar on the right.

- Test all possibilities and situations;



TestBench: Exhaustive



New Project

Add Sources

Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

Index	Name	Library	HDL Source For	Location
1	n_bit_adder.v	xil_defaultlib	Synthesis & Simulation	/home/nel...
2	n_bit_adder_tb_exhaust.v	xil_defaultlib	Simulation only	/home/nel...

Buttons: Add Files, Add Directories, Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project


☒ Add sources from subdirectories

Target language: Verilog Simulator language: Mixed

Buttons: < Back, Next >, Finish, Cancel

- Select n_bit_adder
- Select testbench file

TestBench: Exhaustive



The screenshot shows the Vivado IDE interface. On the left, the 'Simulation' menu is open, and 'Run Behavioral Simulation' is highlighted. The 'Design Runs' table at the bottom shows the status of the synthesis process.

Name	Constraints	Status	WNS	TNS	WHS	THS
synth_1	constrs_1	Not started				
impl_1	constrs_1	Not started				

On the right, the 'Synthesis' status is shown:

Board overview: Zybo

Synthesis


Status: Not started

Messages: No errors or warnings

Part: xc7z010clg400-1

Strategy: [Vivado Synthesis](#)

- Run Behavioral Simulation;



Behavioral Simulation - Functional - sim_1 - n_bit_adder_tb_exhaust

Scope

Objects

Name	Value
x[3:0]	6
y[3:0]	4
c_in	0
sum[3:0]	a
c_out	0
i[7:0]	64
N[31:0]	00000004


0 ps	1 ps	2 ps	3 ps	4 ps	5 ps
		0			
		0			
		0			
		00			
		00000004			

Tcl Console

```
# }  
# }  
# run 1000ns  
time(ns) | i | x | y | c_in | {c_out,sum}  
0ns | 0 | 0 | 0 | 0 | 00  
10ns | 1 | 0 | 1 | 0 | 01  
20ns | 2 | 0 | 2 | 0 | 02
```

Type a Tcl command here

- Start the simulation selecting Run All




TestBench: Golden Vectors

```
D:/Users/Vitor/Desktop/Yanni2/n_adder/n_bit_adder_tb_GV.v
33 // Outputs
34 wire [N-1:0] sum;
35 wire c_out;
36 // Instantiate the Unit Under Test (UUT)
37 n_bit_adder uut (
38     .x(x),
39     .y(y),
40     .c_in(c_in),
41     .sum(sum),
42     .c_out(c_out)
43 );
44
45 integer i;
46 reg [N-1:0] x_array [M-1:0];
47 reg [N-1:0] y_array [M-1:0];
48
49 initial
50     begin
51         $readmemh("inputx.vh", x_array);
52         $readmemh("inputy.vh", y_array);
53     end
54
55 initial
56     for(i=0;i<=M-1;i=i+1)
57         begin
58             x=x_array[i];
59             y=y_array[i];
60             c_in=1'b0;
61             #20;
62         end
63
64 initial
65     #200
66
67 initial
```


Test modules specifying
conditions in text files;

TestBench: Golden Vectors




- Replace the testbench file

TestBench: Golden Vectors




- Select the Golden Vector testbench file

TestBench: Golden Vectors




- Create new files




- Named:
 - inputx.txt
 - Inputy.txt


TestBench: Golden Vectors



- Fill the files




- Add the created files as simulation sources




- Add the created files as simulation sources

TestBench: Golden Vectors




- Run the Simulation

TestBench: Golden Vectors



- Verify the results;

TestBench: Random



The screenshot shows a text editor window with a project summary and two open files: `n_bit_adder.v` and `n_bit_adder_tb_random.v`. The active file is `n_bit_adder_tb_random.v`, located at `/home/nelson/project_2/sources/nbit_adder_TB_random/n_bit_adder_tb_random.v`. The code is a Verilog testbench for an n-bit adder. It starts with an `initial` block containing a `for` loop from `i=0` to `i=2*N`. Inside the loop, a `begin` block contains two lines of code: `x = $random % 2**N;` and `y = $random % 2**N;`, which are highlighted with a red rectangle. This is followed by `c_in = 1'b0;`, `test_sum = x+y;`, a `#15;` delay, and an `if` statement: `if(test_sum != {c_out, sum}) $display("Error iteration %h", i);`. The loop is terminated by `#5;` and `end`. Below the loop, there is another `initial` block starting at line 62.

```
48
49  initial
50  for(i=0;i<=2*N;i=i+1)
51    begin
52      x = $random % 2**N;
53      y = $random % 2**N;
54      c_in = 1'b0;
55      test_sum = x+y;
56      #15;
57      if(test_sum != {c_out, sum}) $display("Error iteration %h", i);
58      #5;
59    end
60
61
62  initial
```

- Test random situations;

TestBench: Golden Vectors

