

Simple Processor: Data Path & Control Unit



Adriando Tavares, Pedro X. Matos









Outline




- Introduction
- Data path
- Control Unit
- Control unit + Data path
- Simulation
- On real Hardware



- This presentation shows you a simple data path and Control Unit of a simple processor;
- The circuit was implemented using Verilog Hardware description language;
- The simulation will show us the correct behavior of the implemented circuit;
- Finaly the circuit will be burned down into your hardware boards;



- Verilog
 - The Verilog HDL is an IEEE standard hardware description language. It is widely used in the design of digital integrated circuits.
- Design Flow




Research Group

Introduction




- Tool
 - Vivado → Logic synthesize
 - ISIM simulator → Built-in Vivado → Logic Simulator



1	20 20 31 10			1 X X	100 000 00		000 00 000 001 012		6 X	13	030 X			9 8 8 001
M Doublid 12 2 2 2 2 2 2 2 2	20 20 31 10		_	x			8 × 000 × 00 000 001 010 010				030 X			8
### Double 12 12 12 12 12 12 12 1	20 20 31 10		_	x			8 × 000 × 00 000 001 010 010				030			8
Control_cont	20 20 31 10		_		100 000 00		X 000 X 00 000 001 000	1 (011)	100 000		030			
Goods	30 30 31 10		xx	001 \ 010 \	100 600 00	1 000 200	000 001 010	1 × 011	100 000	X 001 X	030	00		
Anthris	30 30 31 10			001 \ 010 \	100 000 00	1 090 300	000 001 010	1 × 011	100 000	001	030 X	00	· · · · · · · · · · · · · · · · · · ·	
Antaba	30 30 31 10		100	001 / 010 /	100 × 000 × 00	1 020 200	000 001 010	1 × 011	100 (000	(00 L)	020	50	000	
Acad 0 0 0 0 0 0 0 0 0	30 30 31 10		200	001 010	100 (000) 00	11 000 100	000 001 010	1 (011)	100 000	001	030		000	
	10 11 10		300	001 010	100 (000) 00	1 000 100	000 001 010	1 (011)	100 000	001	010	.00	000	
1	10 11 10		200	001 × 010 ×	100 × 000 × 00	1 000 1000	000 001 010	1 (011)	100 (000	X 001 X	030 X	00	· 000 X	
	10 11 10		300	001 × 010 ×	100 000 00	1 000 000	000 001 010	1 (011)	100 (000	001	030	:00		001
	10 11 10		100	001 010	100 000 00	1 000 000	000 001 010	1 011	100 000) 00 L)	020	:00	(000)	
	10 11 10		200	001 (010)	100 (000 (00	1 000 000	000 001 010	1 011	100 000	001	010	:00	000	
1	91 10						001 010							
S_notequal[20] 010 S_equal[20] 011 S_equal[20] 011 DataPath ALONG 0 Blood 0	10						010							
## 5_equal(20) 011 ## 5_output(20) 100 ## DataPath ## Aload 0 ## Bload 0														
■ 5_output(2:0] 100 ■ DataPath □ Aload 0 □ Bload 0														
DataPath La ALoad 0 La Bload 0							011							
la Aload 0							100							
la Bload 0														
The Mussel o														
la dock 1											1			
To out.cm 1														
DinA[3:0] 0		o o	$-\chi$		2 X 3	X	- 5	X		_			X	9
la Astatus 0								_						
■ Dout8(3:0) 110	101			XXX	χ		000			110			10	100
M A(3:0) 011		XXXXX	(0000	000		0011		01	11	X	0111		X	10
₩ B[3:0] 100			3000			1000				101			1000	




 Copy the project into your projects folder and then, open the Vivado tool:



Click on, "Open Project".




Choose the SimpleProcessor project and hit "ok"





Choose the SimpleProcessor project and hit "ok"





Open the datapath.v file and examine it carefully:


```
D:/Aulas/Aulas/Aula 2 - 21-02-2013 - Compilador Overview - Exemplos de DataPath Dedicados/BASIC_CPU/BASIC_CPU/BASIC_CPU/BASIC_CPU/datapath.v
    1 'timescale 1ns / 1ps
    3 module datapath (
          input ALoad,
          input BLoad,
         input Muxsel,
          input clock,
         input out_ctrl,
         input [3:0] DinA,
         output Astatus,
         output reg[3:0] DoutB
   13
V 14
m 15 reg [3:0] A,B;
   16
   17 always @ (posedge clock)
         // when ALoad = '1', Muxsel = 'x', BLoad = '0', Out = '0' //
         if (ALoad==1'b1 && BLoad==1'b0 && out ctrl==1'b0)
   22
              A = DinA:
   23
          end
   24
          else
   25
          begin
   26
   27
          end
   28 end
   29
   30 assign Astatus = (A == 4'b0101) ? 1'b1:1'b0;
   32 always @ (posedge clock)
         // when ALoad = '0', BLoad = '1', Out = '0' //
         if (ALoad==1'b0 && BLoad==1'b1 && out_ctrl==1'b0)
   36
   37
             if(Muxsel==1'b0) // Muxsel = '0'
   38
   39
                  B = 4'd13;
   40
                  //B=4'd7;
   41
   42
              else // Muxsel = '1'
   43
```



- What is datapath?
 - is a set of functional units that carry out data required for processing operations.
- The datapath presents several control signals that when activated or deactivated in a given clock cycle allow execution of different RT operations
 - The execution of an RT operation requires activation or deactivation of each control signals
 - The control signals of a datapath are grouped in the socalled control word:
 - ✓ A single bit is dedicated to each control signal
 - ✓ Each RT operation is specified by a set of bit in the control word
 - ✓ Combining several control words in a given sequence, the datapath will perform specific operations in a given order, i.e., execute a program


Embedded Systems Research Group






Control Word	RT Operation	Cont	rol Signal
		ALoad	Mux
1	A = A + 3	1	1
2	A = B + C	1	0





Control Word	RT Operation	Cont	rol Signal
		ALoad	Mux
1	A = A + 3	1	1
2	A = B + C	1	0





Control Word	RT Operation	Cont	rol Signal
		ALoad	Mux
1	A = A + 3	1	1
2	A = B + C	1	0




• Discuss the implementation of a datapath and control unit for the following algorithm:

```
    INPUT A
    IF (A = 5) THEN
    B = 8
    ELSE
    B = 13
    END IF
    OUTPUT B
```

Embedded Systems Research Group

Datapath





Note that by connecting the comparator output directly to the multiplexer input:

- a) The datapath generates one state signal less
- b) And it would be necessary one control signal less
- c) However, there are cases where timing problems will arise if state signals are used directly to drive some control signals

1	INI	DI		Λ
1	ш	ru	, ,	H

2 IF (A = 5) THEN

B = 8

4 ELSE

5 B = 13

6 END IF


7 OUTPUT B

Control Word	RT Operation		Control	Signals	
		ALoad	Muxsel	BLoad	Out
1	INPUT A	1	X	0	0
2	B = 8	0	1	1	0
3	B = 13	0	0	1	0
4	ОИТРИТ В	0	X	0	1

Embedded Systems Research Group

Datapath: interface





How to create in Verilog

```
module datapath(
   input ALoad,
   input BLoad,
   input Muxsel,
   input clock,
   input out_ctrl,
   input [3:0] DinA,
   output Astatus,
   output reg[3:0] DoutB
);
```

Research Group

Datapath: internal logic



```
always @ (posedge clock)
begin
   // when ALoad = '1', Muxsel = 'x', BLoad = '0', Out = '0' //
   if (ALoad==1'b1 && BLoad==1'b0 && out_ctrl==1'b0)
   begin
       A = DinA;
end
else
begin
   A = A;
end
end
```

Control Word	RT Operation		Control	Signals	
		ALoad	Muxsel	BLoad	Out
1	INPUT A	1	X	0	0
2	B = 8	0	1	1	0
3	B = 13	0	0	1	0
4	OUTPUT B	0	Х	0	1

Embedded Systems Research Group

Datapath: internal logic



```
always @(posedge clock)
begin
  // when ALoad = '0', BLoad = '1', Out = '0' //
   if (ALoad==1'b0 && BLoad==1'b1 && out ctrl==1'b0)
      if(Muxsel==1'b0) // Muxsel = '0'
      begin
         B = 4'd13;
      end
      else // Muxsel = '1'
      begin
         B = 4'd8;
      end
   end
   else
   begin
      B = B;
   end
end
```

Control Word	RT Operation		Control	Signals	
		ALoad	Muxsel	BLoad	Out
1	INPUT A	1	X	0	0
2	B = 8	0	1	1	0
3	B = 13	0	0	1	0
4	OUTPUT B	0	Х	0	1

Datapath: internal logic




```
always @ (posedge clock)
begin
    // when ALoad = '0', Muxsel = 'x', BLoad = '0', out_ctrl = '0' //
    if(ALoad==1'b0 && BLoad==1'b0 && out_ctrl==1'b1)
    begin
        DoutB = B;
    end
    else
    begin
        DoutB = DoutB;
    end
end
```

Control Word	RT Operation		Control	Signals	
		ALoad	Muxsel	BLoad	Out
1	INPUT A	1	X	0	0
2	B = 8	0	1	1	0
3	B = 13	0	0	1	0
4	OUTPUT B	0	X	0	1

Datapath: internal logic







assign Astatus = (A == 4'b0101) ? 1'b1:1'b0;

ESRG
Embedded Systems
Research Group

Datapath: interface & internal logic









Open the ctrlunit.v file and examine it carefully:


```
ctrlunit.v
                                                                                        _ D 7 X
   D:/Aulas/Aulas/Aulas/Aula 2 - 21-02-2013 - Compilador Overview - Exemplos de DataPath Dedicados/BASIC_CPU/BASIC_CPU/BASIC_CPU/Ctrlunit.v
    1 'timescale 1ns / 1ps
認
    3 module ctrlunit (
         input clock,
       input rst,
       input Astatus,
   7 output ALoad,
   8 output BLoad,
   9 output Muxsel,
       output out ctrl
   11
12
   14 //========Internal Constants==========
   15 parameter s input = 3'b000, s extra = 3'b001,
          s notequal = 3'b010, s equal = 3'b011, s output = 3'b100;
   17 //========Internal Variables============
   18 reg [2:0]
                         state
                                     :// Seg part of the FSM
   19
   21 //======Code startes Here======
   23 // if state = s input --> ALoad = '1' else ALoad = '0'
   24 assign ALoad = (state == s_input) ? 1'b1:1'b0;
   26 // if state = s equal | s notequal --> BLoad = '1' else BLoad = '0'
   27 assign BLoad = (state == s equal)
                     (state == s notequal)
                                           ? 1'b1:1'b0;
   30 // if state = s equal --> Muxsel = '1' else Muxsel = '0'
   31 assign Muxsel = (state == s equal) ? 1'b1:1'b0;
   32
```



- Control Unit
 - or in other words a state machine


- Each state corresponds to a control word
- ii. Each state is executed in a clock cycle
- iii. Transitions are dictated by the sequence in which algorithm instructions are executed
- iv. Be aware of (due to implementation with a D flip-flop that changes output at rising edge of the clock):
 - At the rising edge of the clock a register is update with new value if the given signal LOAD is enabled
 - At each rising edge of the clock, the FSM enters a new state - the next state








Gate delay




- The control unit want to load data to register A at the first clock
- Aload is not change immediately
- The register A at the second clock is not collect. (it's xxx)






Gate delay



- The control unit want to load data to register A at the first clock
- Aload is not changed immediately






Control Unit: Building the next state table

- Three registers will be used to encode the five states. For instance:
 - (ooo→S_input)
 - $(001 \rightarrow S_extra)$
 - (o1o→S_notequal)
 - (o11 \rightarrow S_equal)
 - $(100 \rightarrow S_output)$
- ii. Due to noise in the circuit, the FSM can reach one of the unused states (101, 110 or 111). Therefore, we assign the state S_input as the next state from these states
 - Another solution would be using don't care values to simplify the equations of excitement, if it does not matter which is the next state

Control unit: interface





How to create in Verilog

```
module ctrlunit(
    input clock,
    input rst,
    input Astatus,
    output ALoad,
    output BLoad,
    output Muxsel,
    output out_ctrl
);
```

Control unit: FSM



- FSM : finite state machine
- Create FSM for control unit
- Assign constant to each state

How to assign binary value to these state in verilog?

- (ooo→S_input)
- $(001 \rightarrow S_extra)$
- $(010 \rightarrow S_notequal)$
- (o11 \rightarrow S_equal)
- $(100 \rightarrow S_output)$



- Coding Verilog follow the table
- Create FSM as sequential statement
- Generate control signal as combination logic

Current State	Next S	State		
$Q_2Q_1Q_0$	$\mathbf{Q}_{2next}\mathbf{Q}_{1next}\mathbf{Q}_{0next}$			
	(A=5)'	(A=5)		
(S_input, 000)	(S_extra, 001)	(S_extra, 001)		
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)		
(S_notequal, 010)	(S_output, 100)	(S_output, 100)		
(S_equal, 011)	(S_output, 100)	(S_output, 100)		
(S_output, 100)	(S_output, 100)	(S_output, 100)		
(unused, 101)	(S_input, 000)	(S_input, 000)		
(unused, 110)	(S_input, 000)	(S_input, 000)		
(unused, 111)	(S_input, 000)	(S_input, 000)		

Research Group

Control unit: next state



Current State Q ₂ Q ₁ Q ₀	Next State $Q_{2next}Q_{1next}Q_{0next}$			
	(A=5)'	(A=5)		
(S_input, 000)	(S_extra, 001)	(S_extra, 001)		
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)		
(S_notequal, 010)	(S_output, 100)	(S_output, 100)		
(S_equal, 011)	(S_output, 100)	(S_output, 100)		
(S_output, 100)	(S_output, 100)	(S_output, 100)		
(unused, 101)	(S_input, 000)	(S_input, 000)		
(unused, 110)	(S_input, 000)	(S_input, 000)		
(unused, 111)	(S_input, 000)	(S_input, 000)		

```
always @ (posedge clock)
begin : FSM
   if (rst == 1'b1) begin
      state <= s input;
   end
   else begin
      case (state)
         s input :
         s extra :
         s equal :
         s notequal:
         s output :
         default :
      endcase
   end
end
```

Embedded Systems Research Group

Control unit: next state



Current State Q ₂ Q ₁ Q ₀	Next State $Q_{2next}Q_{1next}Q_{0next}$			
	(A=5)'	(A=5)		
(S_input, 000)	(S_extra, 001)	(S_extra, 001)		
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)		
(S_notequal, 010)	(S_output, 100)	(S_output, 100)		
(S_equal, 011)	(S_output, 100)	(S_output, 100)		
(S_output, 100)	(S_output, 100)	(S_output, 100)		
(unused, 101)	(S_input, 000)	(S_input, 000)		
(unused, 110)	(S_input, 000)	(S_input, 000)		
(unused, 111)	(S_input, 000)	(S_input, 000)		

```
always @ (posedge clock)
begin : FSM
  if (rst == 1'b1) begin
      state <= s input;
   end
   else begin
      case (state)
         s input :
            state <= s extra;
         s extra :
         s equal :
         s notequal:
         s output :
         default :
      endcase
   end
end
```

Research Group

Control unit: next state



Current State Q ₂ Q ₁ Q ₀	Next State $Q_{2next}Q_{1next}Q_{0next}$				
	(A=5)'	(A=5)			
(S_input, 000)	(S_extra, 001)	(S_extra, 001)			
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)			
(S_notequal, 010)	(S_output, 100)	(S_output, 100)			
(S_equal, 011)	(S_output, 100)	(S_output, 100)			
(S_output, 100)	(S_output, 100)	(S_output, 100)			
(unused, 101)	(S_input, 000)	(S_input, 000)			
(unused, 110)	(S_input, 000)	(S_input, 000)			
(unused, 111)	(S_input, 000)	(S_input, 000)			

```
always @ (posedge clock)
begin : FSM
   if (rst == 1'b1) begin
      state <= s input;
   end
   else begin
      case (state)
         s input :
            state <= s extra;
         s extra :
            if (Astatus==1'b1) begin
               state <= s equal;
            end
            else begin
               state <= s notequal;
            end
         s equal :
         s notequal :
         s output :
         default :
      endcase
   end
end
```

Research Group

Control unit: next state



Current State Q ₂ Q ₁ Q ₀	Next State Q _{2next} Q _{1next} Q _{0next}			
	(A=5)'	(A=5)		
(S_input, 000)	(S_extra, 001)	(S_extra, 001)		
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)		
(S_notequal, 010)	(S_output, 100)	(S_output, 100)		
(S_equal, 011)	(S_output, 100)	(S_output, 100)		
(S_output, 100)	(S_output, 100)	(S_output, 100)		
(unused, 101)	(S_input, 000)	(S_input, 000)		
(unused, 110)	(S_input, 000)	(S_input, 000)		
(unused, 111)	(S_input, 000)	(S_input, 000)		

```
always @ (posedge clock)
begin : FSM
   if (rst == 1'b1) begin
      state <= s input;
   end
   else begin
      case (state)
         s input :
            state <= s extra;
         s extra :
            if (Astatus==1'b1) begin
               state <= s equal;
            end
            else begin
               state <= s notequal;
            end
         s equal :
            state <= s output;
         s notequal:
            state <= s output;
         s output :
         default :
      endcase
   end
end
```

Embedded Systems Research Group

Control unit: next state



Current State Q ₂ Q ₁ Q ₀	Next State Q _{2next} Q _{1next} Q _{0next}			
	(A=5)'	(A=5)		
(S_input, 000)	(S_extra, 001)	(S_extra, 001)		
(S_extra, 001)	(S_notequal, 010)	(S_equal, 011)		
(S_notequal, 010)	(S_output, 100)	(S_output, 100)		
(S_equal, 011)	(S_output, 100)	(S_output, 100)		
(S_output, 100)	(S_output, 100)	(S_output, 100)		
(unused, 101)	(S_input, 000)	(S_input, 000)		
(unused, 110)	(S_input, 000)	(S_input, 000)		
(unused, 111)	(S_input, 000)	(S_input, 000)		

```
always @ (posedge clock)
begin : FSM
   if (rst == 1'b1) begin
      state <= s input;
   end
   else begin
      case (state)
         s input :
            state <= s extra;
         s extra :
            if (Astatus==1'b1) begin
               state <= s equal;
            end
            else begin
               state <= s notequal;
            end
         s equal :
            state <= s output;
         s notequal :
            state <= s output;
         s output :
            state <= s output;
         default :
      endcase
   end
end
```

Embedded Systems Research Group

Control unit: FSM output



How to implement a control unit output signals in Verilog


FSM's output

$Q_2Q_1Q_0$	RT Operation	Control Signal			
		ALoad	Muxsel	BLoad	Out
000	INPUT A	1	X	0	0
001	NOP	0	x	0	0
010	B = 8	0	1	1	0
011	B = 13	0	0	1	0
100	OUTPUT B	0	X	0	1
101	NOP	0	X	0	0
110	NOP	0	X	0	0
111	NOP	0	X	0	0
	•				

Control unit: interface




- After synthesizing, we got the control unit module
- What are the expected synthesizer outputs?



ESRG Research Group

Embedded Systems Control unit: internal logic






Control unit + datapath



 Finally, the microprocessor will be build by connecting the control unit to the datapath through control and status signals



Embedded Systems Research Group

Control unit + datapath




• Map two modules together:

```
_ 🗆 🗗 ×
 D:/Aulas/Aulas/Aulas/Aula 2 - 21-02-2013 - Compilador Overview - Exemplos de DataPath Dedicados/BASIC_CPU/BASIC_CPU/BASIC_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/basic_CPU/
     1 'timescale 1ns / 1ps
    3 module top (
                                input clock,
                                input rst,
                    input [3:0] DinA,
                               output [3:0] DoutB
10 ctrlunit ctrl_unit(
                                 .clock(clock),
                                 .rst(rst),
                                 .Astatus (Astatus),
                                .ALoad (ALoad),
15
                                 .BLoad (BLoad) ,
16
                                 .Muxsel (Muxsel),
17
                                 .out ctrl(out ctrl)
18);
19
 20 datapath data path (
                                      .ALoad (ALoad) ,
                                 .BLoad (BLoad) ,
                                 .Muxsel(Muxsel),
                                   .clock(clock),
                                 .out_ctrl(out_ctrl),
                                  .DinA(DinA),
                                      .Astatus (Astatus),
 28
                                      .DoutB(DoutB)
29);
 30
 31 endmodule
 32
```

Control unit + datapath





Simulation



 Add the following testbench to your project and then verify its behavior:


```
module tb tob 1;
  // Inputs
   reg clock;
   reg rst;
   reg [3:0] DinA;
  // Outputs
  wire [3:0] DoutB;
  // Instantiate the Unit Under Test (UUT)
  top uut (
      .clock(clock),
      .rst(rst),
      .DinA(DinA),
      .DoutB(DoutB)
  initial begin
     // Initialize Inputs
     clock = 0;
     rst = 1:
     DinA = 4'b00000:
     // Wait 100 ns for global reset to finish
     #320:
     rst = 0;
     // Add stimulus here
   end
always #100 clock = ~clock;
always #400 DinA = DinA + 1'b1;
endmodule
```

ESRG
Embedded Systems
Research Group

Simulation



Run simulation and observe the outputted waveform:



Xilinx description file




Check the *.xdc file:

```
C:/Users/P3DR0/Desktop/ZYBO_Master.xdc
     7 ##IO L11P T1 SRCC 35
    8 set property PACKAGE PIN L16 [get ports clock]
   9 set property IOSTANDARD LVCMOS33 [get ports clock]
   10 create clock -add -name sys clk pin -period 8.00 -waveform {0 4} [get ports clock]
   12 ##Svitches
13 ##IO L19N_T3_VREF_35
X 14 set property PACKAGE_PIN G15 [get ports DinA[0]]
   15 set property IOSTANDARD LVCMOS33 [get ports DinA[0]]
   17 ##IO L24P T3 34
   18 set_property PACKAGE_PIN P15 [get_ports DinA[1]]
   19 set property IOSTANDARD LVCMOS33 [get ports DinA[1]]
   22 set property PACKAGE PIN W13 [get ports DinA[2]]
    23 set property IOSTANDARD LVCMOS33 [get ports DinA[2]]
   25 ##IO L9P T1 DQS 34
    26 set property PACKAGE PIN T16 [get ports DinA[3]]
    27 set property IOSTANDARD LVCMOS33 [get ports DinA[3]]
   29 ##IO L7P T1 34
    30 set property PACKAGE PIN Y16 [get ports rst]
    31 set property IOSTANDARD LVCMOS33 [get ports rst]
   33 ##LEDs
   34 ##IO L23P T3 35
    35 set property PACKAGE_PIN M14 [get ports DoutB[0]]
    36 set property IOSTANDARD LVCMOS33 [get ports DoutB[0]]
   38 ##IO L23N T3 35
    39 set property PACKAGE PIN M15 [get ports DoutB[1]]
    40 set property IOSTANDARD LVCMOS33 [get ports DoutB[1]]
    43 set property PACKAGE_PIN G14 [get ports DoutB[2]]
    44 set property IOSTANDARD LVCMOS33 [get ports DoutB[2]]
    46 ##IO L3N TO DQS AD1N 35
    47 set property PACKAGE PIN D18 [get ports DoutB[3]]
    48 set property IOSTANDARD LVCMOS33 [get ports DoutB[3]]
   50 ##I2S Audio Codec
```

Bitstream



- Create the bitstream and burn it into your Zybo device;
- Check the functionality on the hardware;



ESRG
Embedded Systems
Research Group

Any doubts ????



