{"payload":{"header_redesign_enabled":false,"results":[{"id":"97508925","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"paulomarconi/Cache_memory-FPGA-VHDL-Quartus","hl_trunc_description":"Simple Computer Architecture using direct mapped cache memory. Designed in VHDL and Quartus.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":97508925,"name":"Cache_memory-FPGA-VHDL-Quartus","owner_id":6570075,"owner_login":"paulomarconi","updated_at":"2020-06-30T04:06:23.760Z","has_issues":true}},"sponsorable":false,"topics":["computer-architecture","modelsim","quartus"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":45,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apaulomarconi%252FCache_memory-FPGA-VHDL-Quartus%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/star":{"post":"l6D_jGD2N52RSY20UhWSF07puHVa7iM4elZ7kXeJik4mnhFHABdD3mCuyAdxOZLBdH_XTZ2LhvczvbZAWhD0dQ"},"/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/unstar":{"post":"2sJbJR93invvRZd7APFU6HzXA5MxOi1q0oFt7cP6BCSqXi1mivvyN5O57zU9lbo6a5HYQ_aMxNz179nCB83qsg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SdhrtCmGP9oy1FNNRvo5cwhM27BgElkZDz_OkCKD0OzPQjskd482QsOOZOJaD5M7DcpOgiA9MG1aTSDhVa-8EQ"}}},"title":"Repository search results"}