



OpenTSN Hardware Development Manual

theme	OpenTSN Hardware Development Manual
document number	
creation time	2019-12-17
Last Review	2019-12-17
version number	1.0
file name	OpenTSN Hardware Development Manual.pdf
file format	Portable Document Format



content

1. Document overview.....	3
2. Description of the development environment	3
(1) Installation of vivado development tools.....	3
(2) Preparation of project documents	3
3. Building a netlist project	3
4. Compile and generate downloadable files.....	10
5. Hardware logic download	14



1. Document overview

This document is the OpenTSN hardware development and design manual. The document mainly introduces how to use the code on the cloud FPGA_OS netlist and UM code to build hardware project, and use of Vivado development tools.

2. Description of the development environment

Before building the hardware project, you need to install the Vivado2018.3 development tools, and OpenTSN Hardware netlist and UM source code.

(1) Vivado development tools installation

Since the OpenTSN hardware engineering netlist is generated on the 2018.3 version of the Vivado development tools Yes, in order to avoid compatibility issues with inconsistent versions, it is recommended to use the 2018.3 version of Vivado development tools. The download link is as follows:

<https://china.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2018-3.html>

Vivado installation requires about 34G of disk space, please reserve enough space first. Install After completion, license cracking is required, you can refer to the online cracking tutorial.

(2) Preparation of engineering documents

The hardware files required for OpenTSN hardware engineering are as follows: 1) FPGA_OS netlist file; 2) engineering 3) project top-level file; 4) UM source code. All the above files can be found on the code cloud OpenTSN open source project download, FPGA_OS is the 1in_4out version. The download address is as follows:

<https://gitee.com/opentsn/openTSN> FPGA_OS file directory:

[opentsn-openTSN-master/openTSN/sys/fast/fast_os/FPGA_OS_1in_4out](#)


UM source directory:

[opentsn-openTSN-master/openTSN/src/hardwarecode/tsn_switch/um_code](#)


3. Build a netlist project



1. Open the Vivado 2018.3 development tool and select Create Project;



2. Enter the project name and the directory where the project is located, and click Next;



3. Select Create RTL Project;



New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☒ Do not specify sources at this time

☐ **Post-synthesis Project**: You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

4. Select the device model as xc7z020clg484-2 in the Zynq-7000 series, and click Next;

New Project

Default Part
Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category: All Package: All Remaining Temperature: All Remaining


Family: **Zynq-7000** Speed: All Remaining

Search: Q-


Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs
xc7z020clg400-1	400	125	53200	106400	140	0	220
xc7z020clg484-3	484	200	53200	106400	140	0	220
xc7z020clg484-2	484	200	53200	106400	140	0	220
xc7z020clg484-1	484	200	53200	106400	140	0	220
xc7z020iclg400-1L	400	125	53200	106400	140	0	220
xc7z020iclg484-1L	484	200	53200	106400	140	0	220
xc7z030fbg484-3	484	163	78600	157200	265	0	400
xc7z030fbg484-2	484	163	78600	157200	265	0	400

? < Back Next > Finish Cancel


5. Click Finish to complete the project creation;




6. Right-click in the Sources window and select Add Sources to add project source files;



7. Select Add or create design sources to add engineering design files;



8. Click Add Files;



9. Add FPGA OS netlist file and project top-level file;



Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

	Index	Name	Library	Location
	1	FPGA_OS_wrapper.edi	N/A	C:/Users/Administrator/Desktop/sy
	2	FPGA_OS_wrapper.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy
	3	OPEN_TSN.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy

☐ Scan and add RTL include files into project
☐ Copy sources into project
☒ Add sources from subdirectories

10. Add project constraint file;

Add Sources

This guides you through the process of adding and creating sources for your project

☒ Add or create constraints
☐ Add or create design sources
☐ Add or create simulation sources

VIVADO
HLS Editions

XILINX

11. Select the FPGA_OS_wrapper.xdc file;



Add Sources

Add or Create Constraints

Specify or create constraint files for physical and timing constraint to add to your project.

Specify constraint set: constrs_1 (active)

Constraint File	Location
FPGA_OS_wrapper.xdc	C:\Users\Administrator\Desktop\sy

☐ Copy constraints files into project

12. Add the UM source file of OpenTSN;

Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.


	Index	Name	Library	Location
	1	CYC_SYNC.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code
	2	DMUX.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code
	3	addr_mgmt.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code
	4	data_cache.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code
	5	data_ctrl.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code
	6	ebm.v	xil_defaultlib	C:/Users/Administrator/Desktop/sy/um_code

☐ Scan and add RTL include files into project


☐ Copy sources into project

☒ Add sources from subdirectories

13. Add the FIFO and RAM source files needed in the module;




14. So far, the whole project is completed, and the structure of the whole project is as follows.




4. Compile and generate downloadable files




1. Start the comprehensive compilation of the project, and click Run Synthesis in the PROJECT MANAGER window on the left;




2. After the synthesis is completed, select Open Synthesized Design;




3. Pull the Debug signal you want to observe (optional). Switch to the Netlist tab in the left window, right-click the signal you want to observe, and click Mark Debug to select; if you want to pull more signals, repeat this step;




4. After the pull is completed, click Set Up Debug to form the Debug core;



5. At this point, you can see the structure of the entire project, the netlist structure and the Debug debugging signal;



6. View the pin assignment;




7. After saving, click Run Implementation to place and route, and check the timing;



8. After the compilation is complete, click Generate Bitstream to generate a downloadable bit stream file;



9. The hardware downloadable logic file is generated.




5. Hardware logic download

1. Use the download cable provided with the device to connect the Jtag port of the device and the host computer, pay attention to connect first and then power on, do not bring


Electric plugging, easy to burn out the Jtag port of the device;

2. Click Open Hardware Manager in the left window of the Vivado main interface to open Vivado to download and debug


tool;



3. Click Open Target >> Auto Connect to automatically search for devices;



4. Click Program device, Vivado will automatically select the generated logic file and Debug debug file, click Program to start the download;



5. After the download is complete, start to grab the Debug signal. Taking the capture interface input message as an example, first click 1 in the figure below to set the trigger signal, then click 2 to set the trigger condition, after the setting is complete, click 3 to start triggering, and then the captured signal will appear at 4.



The screenshot displays the Xilinx Vivado IDE interface for configuring and capturing data from the **hw_ila_1** core. The interface is divided into several panels:

- Hardware Panel (Left):** Shows the project hierarchy. The **hw_ila_1** core is selected under the **xc7z020_1** device. The **ILA Core Properties** panel shows the core name as **hw_ila_1**, cell as **u_ila_0**, device as **xc7z020_1**, and HW core as **core_1**. The core status is **Idle**.
- Waveform Panel (Top Right):** Displays the waveform for **hw_ila_1**. The **ILA Status** is **Idle**. The waveform shows several signals, including **zynq_te_illum_0pktin_data[133:0]**, **zynq_te_illum_0pktin_data_valid**, **zynq_te_illum_0pktin_data_wr**, **zynq_te_illum_0pktin_ready**, **zynq_te_illum_0pktout_data[133:0]**, **zynq_te_illum_0pktout_data_valid**, **zynq_te_illum_0pktout_data_valid_wr**, and **zynq_te_illum_0pktout_data_wr**. A red box highlights the **zynq_te_illum_0pktin_data_wr** signal, and a red box highlights the **zynq_te_illum_0pktout_data_wr** signal.
- Settings Panel (Bottom Left):** Shows the **Settings - hw_ila_1** panel. The **Core status** is **Idle**. The **Capture status** is **Window 1 of 1**. The **Window sample** is **0 of 1024**.
- Trigger Setup Panel (Bottom Right):** Shows the **Trigger Setup - hw_ila_1** panel. The **Name** is **zynq_te_illum_0pktin_data_wr**. The **Operator** is **==**. The **Radix** is **[B]**. The **Value** is **1**. The **Port** is **probe3[0]**. The **Compar** is **1 of 1**.

Red annotations are present in the image:

- A red box labeled **1** highlights the **Trigger Setup** panel.
- A red box labeled **2** highlights the **Trigger Setup** panel.
- A red box labeled **3** highlights the **Settings** panel.
- A red box labeled **4** highlights the **zynq_te_illum_0pktin_data_wr** signal in the waveform.



Version management

version number	Modified by	date	Remark
1.0	Wang Yaoxiang	2019-12-17	initial version