# **OpenTSN** Hardware Development Manual

theme	OpenTSN Hardware Development Manual		
document number			
creation time	2019-12-17		
Last Review	2019-12-17		
version number	1.0		
file name	OpenTSN Hardware Development Manual.pdf		
file format	Portable Document Format		

### content

1. Document overview3
2. Description of the development environment
(1) Installation of vivado development tools
(2) Preparation of project documents
3. Building a netlist project
4. Compile and generate downloadable files10
5. Hardware logic download

#### 1. Document overview

This document is the OpenTSN hardware development and design manual. The document mainly introduces how to use the code on the cloud FPGA\_OS netlist and UM code to build hardware project, and use of Vivado development tools.

2. Description of the development environment

Before building the hardware project, you need to install the Vivado2018.3 development tools, and OpenTSN Hardware netlist and UM source code.

(1) Vivado development tools installation

Since the OpenTSN hardware engineering netlist is generated on the 2018.3 version of the Vivado development tools

Yes, in order to avoid compatibility issues with inconsistent versions, it is recommended to use the 2018.3 version of Vivado

development tools. The download link is as follows:

https://china.xilinx.com/support/download/index.html/content/xili

nx/en/downloadNav/vivado-design-tools/2018-3.html

Vivado installation requires about 34G of disk space, please reserve enough space first. Install

After completion, license cracking is required, you can refer to the online cracking tutorial.

(2) Preparation of engineering documents

The hardware files required for OpenTSN hardware engineering are as follows: 1) FPGA\_OS netlist file; 2) engineering
3) project top-level file; 4) UM source code. All the above files can be found on the code cloud

OpenTSN open source project download, FPGA\_OS is the 1in\_4out version. The download address is as follows:

https://gitee.com/opentsn/openTSN FPGA\_OS file directory:


 $opentsn-openTSN-master/openTSN/sys/fast/fast\_os/FPGA\_OS\_1 in\_4 out$ 

UM source directory:


opentsn-openTSN-master/openTSN/src/hardwarecode/tsn\_switch/um\_code

#### 3. Build a netlist project

1. Open the Vivado 2018.3 development tool and select Create Project;



2. Enter the project name and the directory where the project is located, and click Next;



3. Select Create RTL Project;

(?)

Hunan Xinshi Network Technology Co., Ltd.




New Project Project Type Specify the type of project to create RTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis. ☑ Do not specify sources at this time Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation. Do not specify sources at this time ○ J/O Planning Project Do not specify design sources. You will be able to view part/package resources. Imported Project Create a Vivado project from a Synplify, XST or ISE Project File. Example Project Create a new Vivado project from a predefined template.

4. Select the device model as xc7z020clg484-2 in the Zynq-7000 series, and click Next;

< Back


Einish

Cancel




5. Click Finish to complete the project creation;







6. Right-click in the Sources window and select Add Sources to add project source files;




7. Select Add or create design sources to add engineering design files;




8. Click Add Files;




9. Add FPGA OS netlist file and project top-level file;




10. Add project constraint file;




11. Select the FPGA\_OS\_wrapper.xdc file;



12. Add the UM source file of OpenTSN;



13. Add the FIFO and RAM source files needed in the module;




14. So far, the whole project is completed, and the structure of the whole project is as follows.




4. Compile and generate downloadable files

1. Start the comprehensive compilation of the project, and click Run Synthesis in the PROJECT MANAGER window on the left;




2. After the synthesis is completed, select Open Synthesizd Design;




3. Pull the Debug signal you want to observe (optional). Switch to the Netlist tab in the left window, right-click the signal you want to observe, and click Mark Debug to select; if you want to pull more signals, repeat this step;





4. After the pull is completed, click Set Up Debug to form the Debug core;




5. At this point, you can see the structure of the entire project, the netlist structure and the Debug debugging signal;


Hunan Xinshi Network Technology Co., Ltd.

6. View the pin assignment;

Data and Trigger




7. After saving, click Run Implementation to place and route, and check the timing;



8. After the compilation is complete, click Generate Bitstream to generate a downloadable bit stream file;




9. The hardware downloadable logic file is generated.




## 5. Hardware logic download

- 1. Use the download cable provided with the device to connect the Jtag port of the device and the host computer, pay attention to connect first and then power on, do not bring


  Electric plugging, easy to burn out the Jtag port of the device;
- Click Open Hardware Manager in the left window of the Vivado main interface to open Vivado to download and debug tool;



3. Click Open Target >> Auto Connect to automatically search for devices;




4. Click Program device, Vivado will automatically select the generated logic file and Debug debug file, click Program to start the download:



5. After the download is complete, start to grab the Debug signal. Taking the capture interface input message as an example, first click 1 in the figure below to set the trigger signal, then click 2 to set the trigger condition, after the setting is complete, click 3 to start triggering, and then the captured signal will appear at 4.





#### Version management

version number	Modified by	date	Remark
1.0	Wang Yaoxiang	2019-12-17	initial version