

EVR Tutorials

Contents

1	Introduction	3
2	Quick start	3
3	Generate a pulse upon receiving an event	6
3.1	Instructions	7
3.2	Substitution snippet explanation:	8
4	Event dependent pulse switching	9
4.1	Instructions	10
4.2	Substitution snippet explanation:	11
5	Trigger an EPICS event upon receiving an event from the timing system	11
5.1	Instructions	12
5.2	Substitution snippet explanation:	12
6	Generate a clock signal	12
6.1	Instructions	13
6.2	Substitution snippet explanation:	14
7	Generate the event clock	14
7.1	Instructions	15
7.2	Substitution snippet explanation:	16
7.3	Substitution snippet for EVR-VME-230 form factor	18
8	Output a Distributed Bus bit	18
8.1	Instructions	19
8.2	Substitution snippet explanation:	19
9	Data buffer	19

10 Advanced: Event dependent pulse switching.	20
10.1 Instructions	21
10.2 Substitution snippet explanation:	23
11 GUI	24

1 Introduction

A timing system consists of an event generator (EVG), a series of event receivers (EVR), software controlling them and a timing network. EVG generates a series of events, which are delivered to EVRs through a timing network. An EVR is then configured to respond to specific events in various ways, including processing EPICS records and generating pulses, synchronized clock or custom signals on its outputs. This document contains step-by-step instructions to configuring some of the basic functionalities of the event receiver. A detailed EVR manual is available in [7].

2 Quick start

To set up a timing system we need a VME crate, a Single Board Computer (SBC) and an EVR. A VME crate has a number of slots where SBC, EVR and other components can be inserted. Slot numbering should be checked with the VME crate documentation. The tutorials in this document are written for the following setup:

- a VME64x IFC 1210 Single Board Computer inserted into VME crate slot 1 (how to set up IFC 1210 [4]),
- EVR-VME-300 event receiver inserted in slot 3,
- the EVR connected to the timing network through an optical cable.

To set up an IOC application for EVR we need to set up a startup script and a substitution file. Suitable ones are available in the mrfioc2 git repository [6], under the `PSI/example` folder.

The following steps demonstrate how to prepare a SWIT compatible IOC application that utilizes EVR:

1. Create a project folder, eg. `MTEST-VME-TIMINGTEST` and a sub-folder named `cfg` in your project folder: `MTEST-VME-TIMINGTEST/cfg/`

```
mkdir MTEST-VME-TIMINGTEST
cd MTEST-VME-TIMINGTEST
mkdir cfg
```

2. Create a substitution file for your project (can be empty), named `MTEST-VME-TIMINGTEST_main.subs` using the following command:

```
touch MTEST-VME-TIMINGTEST_main.subs
```

This substitution file can be used to load custom templates, but it must be present in order for SWIT [2] to work properly.

3. Create a substitution file named `EVRO.subs` in your project's `cfg` sub-folder:

```
cd cfg
touch EVRO.subs
cd ..
```

4. Copy the content of the substitution file at: `PSI/example/evr_VME-300.subs` to newly created `cfg/EVRO.subs`. This substitution file can always be used as a starting point for new applications. Substitution files for other form factors are available at the same location (mrfioc2 repository in folder `PSI/example`).

The macro definitions in the substitution file are used to configure the EVR. All the available macros are already present in the substitution file and set to their default values, so the user can simply change the desired values. Detailed description of the substitution file is available in the EVR manual [7].

5. Mind when using EVRs which support delay compensation (eg. 300-series)! Make sure you set `DlyCompensation-Source-I` macro in `cfg/EVRO.subs` to point to the record which you will use to set delay compensation target value for all the EVRs in the timing network. More details about this can be found in comments next to the macro in `cfg/EVRO.subs` or in EVR manual.
6. Create a startup script named `MTEST-VME-TIMINGTEST_startup.script` in your project folder:

```
touch MTEST-VME-TIMINGTEST_startup.script
```

7. Copy the content of the startup script at `PSI/example/evr_VME_startup.script` to newly created `MTEST-VME-TIMINGTEST_startup.script`. Startup scripts for other form factors are available at the same location (mrfioc2 repository in folder `PSI/example`).

The startup script should look similar to:

```
require mrfioc2
```

```
#####
#-----! EVR Setup -----!#
#####
## The following parameters are available to set up the device.
## They can either be set as an epics environmental variable,
## or passed as a macro to the 'runScript' command:

# The following macros are available to set up the mrfioc2:
# SYS          is used as a prefix for all records.
# DEVICE       is the event receiver / timing card name.
#              (default: EVR0)

# EVR_SLOT     is the VME crate slot where EVR is inserted.
#              (default: 3)

# EVR_MEMOFFSET is the base A32 address
#              (default: 0x3000000)

# EVR_IRQLINE  is the interrupt level.
#              (default: 0x5)

# EVR_IRQVECT  is the interrupt vector
#              (default: 0x26)

# EVR_SUBS     is the path to the substitution file that
#              should be loaded. (default: cfg/$(DEVICE).subs)
#              The following macros can be used to load example
#              substitution files already available in the
#              mrfioc2 module:
#              EVR_SUBS=$(mrfioc2_DB)/evr_VME-300.subs
#              EVR_SUBS=$(mrfioc2_DB)/evr_VME-230.subs

runScript $(mrfioc2_DIR)/mrfioc2_evr-VME.cmd,
"SYS=MTEST-VME-TIMINGTEST, DEVICE=EVR0, EVR_SLOT=3,
EVR_MEMOFFSET=0x3000000, EVR_IRQLINE=0x5"
```

Startup script overview:

- `require mrfioc2` loads the mrfioc2 module. More information about `require` command is available at [driver.makefile wiki page \[3\]](#).

- A few comments that serve as a quick documentation, describing available variables which user can set.
- `runScript` command is issued. It initializes the `mrloc2` device support and loads appropriate substitution files. It accepts a number of configurable variables. More information about `runScript` command is available at `driver.makefile` wiki page [3].

The configurable variables in the startup script are:

- `SYS` is the system name. **This variable is mandatory.**
- `DEVICE` is the event receiver / timing card name. If the variable is not defined in the startup script, it defaults to `EVR0`.
- `EVR.SLOT` is the VME crate slot where EVR is inserted. If the variable is not defined in the startup script, it defaults to 3.
- The base A32 address (`EVR_MEMOFFSET`), interrupt level (`EVR_IRQLINE`) and interrupt vector (`EVR_IRQVECT`) variables configure the interaction between the SBC and the EVR. The details are out of scope of this document. If a variable is not defined in the startup script, it gets set to its default value. Default values are:
 - `EVR_MEMOFFSET` = 0x3000000
 - `EVR_IRQLINE` = 0x5
 - `EVR_IRQVECT` = 0x26
- `EVR.SUBS` is the substitution file that we are using for our application. If not specified, a substitution file in `cfg/$(EVR).subs` (where `$(EVR)` is the event receiver name) will be loaded.

Using the above startup script, the system name is set to *MTEST-VME-TIMINGTEST*, and the event receiver named *EVR0* is placed in the physical slot 3 of the VME crate. It uses default A32 address and interrupt configuration. Substitution file `cfg/EVR0.subs` will be loaded.

3 Generate a pulse upon receiving an event

EVR has a number of pulsers available and each of them can generate a pulse upon receiving an event. The pulse can then be outputted through desired EVR outputs.

This tutorial demonstrates how to configure an EVR to generate a 80 ns wide pulse, 40 ns after each reception of event 4, as seen in Figure 1.




Figure 1: An example of a pulse generated after the reception of the event 4.

The pulse in this tutorial is generated using pulser 3 and outputted through the front panel TTL output 0 (FrontUnivOut0), as seen in Figure 2.




Figure 2: Use pulser 3 to generate a pulse upon reception of the event 4. The pulse is outputted through front panel TTL output 0.

3.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVR0.subs) according to this snippet (explained in 3.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-300.db"
{
  {
    ...
    Pul3-Delay-SP=40,
    Pul3-Width-SP=80,
    ...
    FrontUnivOut0-Src-SP=3,
    ...
  }
}
```

```

file "$(mrfioc2_TEMPLATES=db)/evr-pulserMap.template"{
pattern { PID    F,          EVT, ID}
        ...
        { 3,     Trig,      4,   0 }
        ...
}

```

The above macro substitution of the `evr-vme-300.db` sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVR0:Pul3-Delay-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul3-Width-SP
- MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut0-Src-SP

The above macro substitution of the `evr-pulserMap.template` creates a record named `MTEST-VME-TIMINGTEST-EVR0:Pul$(PID)-Evt-$(F)$(ID)-SP`.

3. Optionally, you can remove all the macros whose values you did not change.
4. Install the prepared IOC by running command `swit -V` from your project folder *MTEST-VME-TIMINGTEST*.

3.2 Substitution snippet explanation:

First we set up the pulse generator 3 (Pul3):

- Pul3-Delay-SP=40: Set the delay between the reception of the event and the start of the pulse (pulse rising edge) for pulser 3 to 40 ns.
- Pul3-Width-SP=80: Set the pulse width (time between the pulse rising and falling edge) for pulser 3 to 80 ns.

Then the value of the output source macro `FrontUnivOut0-Src-SP` is set to 3, which configures the front panel universal output 0 (`FrontUnivOut0`) to use pulser 3 as its source. Macro values 0-23 correspond to pulsers 0-23. A complete list of available values can be found in the EVR manual [7].

Finally, the Pulser 3 is set to trigger on reception of the event 4:

- PID: Select Pulser 3
- F: Select the *Trigger* function of the pulser
- EVT: Map Pulser 3 Trig function to event 4

- ID: Unique ID for each PID-F combination.

In order to use different pulser simply change the pulser number, eg. using `Pul5-Delay-SP` instead of `Pul3-Delay-SP` sets the delay of pulser 5 instead of pulser 3. Similar is for outputs, eg. using `FrontUnivOut1-Src-SP` instead of `FrontUnivOut0-Src-SP` sets the output source signal of front panel universal output 1 instead of front panel universal output 0. In order to set a different event mapped to Pulser 3 Trig function, simply set a new value of the record `MTEST-VME-TIMINGTEST-EVR0:Pul3-Evt-Trig0-SP`. To disable the mapping, set the record value to 0.

4 Event dependent pulse switching

This functionality is only available on event receivers that support pulser gating (eg. EVR-VME-300 series)!

Often devices need to be triggered with a different delay, based on the status of the beam or machine protection system (MPS). Many steps are required to configure the EVR to achieve this behavior, as described in Section 10. In order to simplify the configuration, `evr-configTriggerSwitch.template` helper template is available. It is included in the example substitution file (`evr_VME-300.subs`). The helper template allows us to set one pulse to be outputted in normal and another in switched mode. Assume that `Reset-Evt` always arrives before `Set-Evt`:

- **Normal mode** is active when when configurable `Reset-Evt` (defaults to start of sequence event on SwissFel) is present and `Set-Evt` (defaults to RF Off Beam in SwissFel) is not present.
- **Switched mode** is active when at least `Set-Evt` is present.

This tutorial demonstrates how to configure an EVR using helper template to generate pulse:

- 40 ns wide, 40 ns delay, triggered on event 4 in normal mode,
- 40 ns wide, 80 ns delay, triggered on event 4 in switched mode (eg. when MPS is asserted),
- on TTL output 0 (`FrontUnivOut0`).

For an advance guide, without using the helper template, see Section 10.

4.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Uncomment `evr-configTriggerSwitch.template` substitutions and set the macro values in the substitution file (`MTEST-VME-TIMINGTEST/cfg/EVR0.subs`) according to this snippet (explained in 4.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-configTriggerSwitch.template"{
pattern { ID,   Event, Pul-Norm-Width, Pul-Norm-Delay, Pul-Sw-Width,
          { "1", "1",   "40",           "40",           "40",
          Pul-Sw-Delay, Output,          Pul-Norm-ID,   Pul-Sw-ID}
          "80",      "FrontUnivOut0",  "22",           "23"           }
}
```

The above macro substitution of the `evr-configTriggerSwitch.template` creates the following records:

- `$(SYS)-$(DEVICE):TS$(ID)-Event-SP`, where `$(ID)` is 1. This records sets the event number that triggers the pulse.
 - `$(SYS)-$(DEVICE):TS$(ID)-Pul-Norm-Width-SP` - This record sets the width in [us] of the pulse to be outputted in normal mode.
 - `$(SYS)-$(DEVICE):TS$(ID)-Pul-Norm-Delay-SP` - This record sets the delay in [us] of the pulse to be outputted in normal mode.
 - `$(SYS)-$(DEVICE):TS$(ID)-Pul-Sw-Width-SP` - This record sets the width in [us] of the pulse to be outputted in switched mode.
 - `$(SYS)-$(DEVICE):TS$(ID)-Pul-Sw-Delay-SP` - This record sets the delay in [us] of the pulse to be outputted in switched mode.
 - `$(SYS)-$(DEVICE):TS$(ID)-Sim-Sel` - This record is used to select normal or switched mode. This is useful for testing purposes.
3. Optionally, you can remove all the macros whose values you did not change.
 4. Install the prepared IOC by running command `swit -V` from your project folder `MTEST-VME-TIMINGTEST`.

4.2 Substitution snippet explanation:

Macros in `evr-configTriggerSwitch.template` substitution have the following meaning:

- **Event=1** : Event 1 will trigger a pulse from pulser `Pul-Norm-ID` or `Pul-Sw-ID` on the `Output`.
- **Pul-Norm-Width=40** : The width of the pulse to be outputted in normal mode is 40 us.
- **Pul-Norm-Delay=40** : The delay of the pulse to be outputted in normal mode 40 us.
- **Pul-Sw-Width=40** : The width of the pulse to be outputted in switched mode is 40 us.
- **Pul-Sw-Delay=80** : The delay of the pulse to be outputted in switched mode is 80 us.
- **Output=FrontUnivOut0** : Pulse is outputted from `FrontUnivOut0`. Any other output can be used here (eg. `FrontUnivOut0`, `FrontUnivOut1`,..., `RearUniv0`, `RearUniv1`,...).
- **Pul-Norm-ID=22** : Pulser 22 is used to generate the pulse when in normal mode. If this macro is not specified it defaults to pulser 22.
- **Pul-Sw-ID=23** : Pulser 23 is used to generate the pulse when in switched mode. If this macro is not specified it defaults to pulser 23.

In order to configure more pulses, simply add patterns to macro substitution of the `evr-configTriggerSwitch.template`.

Be careful not to configure the same output or the same pulsers multiple times, or use them for other use cases!

5 Trigger an EPICS event upon receiving an event from the timing system

Using the macros in the substitution file it is possible to configure triggering of the EPICS events. Each event from the timing system can be configured to trigger an EPICS event.

This tutorial demonstrates how to trigger an EPICS event number 1 upon reception of event 1 from the timing system.

5.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (`MTEST-VME-TIMINGTEST/cfg/EVR0.subs`) according to this snippet (explained in 5.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-softEvent.template"{
pattern { EVT,      CODE }
        { "1",      "1"}
        ...
}
```

3. Optionally, you can remove all the macros whose values you did not change.
4. Install the prepared IOC by running command `swit -V` from your project folder `MTEST-VME-TIMINGTEST`.

5.2 Substitution snippet explanation:

An EPICS event 1 (`CODE=1`) is triggered upon reception of the event a (`EVT=1`) from the timing system. It is suggested that macros `EVT` and `CODE` are set to the same value for simplicity, all-though this is not mandatory.

6 Generate a clock signal

Event receivers have synchronized event clock across the timing system (the same phase and frequency). The event clock can be prescaled and mapped to the EVR output. The minimum prescale factor is 2, so a clock signal with the same phase and frequency as the event clock cannot be generated this way (Section 7 describes how to generate the event clock).

This tutorial demonstrates how to configure the prescaler 0 (`PS0`) to divide the event clock frequency by 2, and output it through the front panel output 1 (`FrontUnivOut1`), as seen in Figure 3.




Figure 3: An example clock signal generation

6.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (`MTEST-VME-TIMINGTEST/cfg/EVR0.subs`) according to this snippet (explained in 6.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-300.db"
{
  {
    ...
    PS0-Div-SP=2,
    ...
    FrontUnivOut1-Src-SP=40,
    ...
  }
}
```

The above macro substitution of the `evr-vme-300.db` sets the values of the following records:

- `MTEST-VME-TIMINGTEST-EVR0:PS0-Div-SP`
- `MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut1-Src-SP`

3. Optionally, you can remove all the macros whose values you did not change.
4. Install the prepared IOC by running command `swit -V` from your project folder `MTEST-VME-TIMINGTEST`.

6.2 Substitution snippet explanation:

- **PS0-Div-SP=2**: Set the Prescaler 0 to divide event clock frequency by 2.
- **FrontUnivOut1-Src-SP=40**: Set the source of the Front Panel Universal Output 1 to Prescaler 0. Values 40-47 correspond to prescalers 0-7. A complete list of values is available in the EVR manual [7].

In order to use different prescaler, simply change the prescaler number, eg. using **PS2-Div-SP** instead of **PS0-Div-SP** sets the divider of prescaler 2 instead of prescaler 0. Similar is for outputs, eg. using **FrontUnivOut0-Src-SP** instead of **FrontUnivOut1-Src-SP** sets the output source signal of front panel universal output 0 instead of front panel universal output 1.

7 Generate the event clock

Signals with frequency greater or equal to the frequency of the event clock can only be generated using the CML outputs. More about the operation of the CML outputs and their modes is available in the EVR manual [7]. Note, that not all event receiver form factors have CML outputs. CML capable outputs:

- The EVR-VME-230RF form factor: **FrontOut4** (CML0), **FrontOut5** (CML1) and **FrontOut6** (CML2)
- The EVR-VME-300 form factor: **FrontUnivOut6** (CML0), **FrontUnivOut7** (CML1), **FrontUnivOut8** (CML2), **FrontUnivOut9** (CML3)

This tutorial demonstrates how to configure CML0 output of EVR-VME-300 to generate a clock signal, that has the same phase and frequency as the event clock. To achieve this, the **FrontUnivOut6** output source is set to **logic low** and the CML outputs are enabled. This causes the logic low pattern of the CML pattern mode to be continuously outputted. The configurable pattern, as seen in Figure 4, is 40 bits long and is sent out with a bit rate of 40 times the event clock rate. It is configured to replicate the event clock phase and frequency.




Figure 4: Generate the event clock

7.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVR0.subs) according to this snippet (explained in 7.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-300.db"
{
{
...
FrontUnivOut6-Ena-SP=1,
FrontUnivOut6-Src-SP=63,
CML0-Ena-Sel=1,
CML0-Pwr-Sel=1,
CML0-Mode-Sel=0,
CML0-Pat_Rise00_15-SP=0x0,
CML0-Pat_Rise16_31-SP=0x0,
CML0-Pat_Rise32_39-SP=0x0,
CML0-Pat_High00_15-SP=0x0,
CML0-Pat_High16_31-SP=0x0,
CML0-Pat_High32_39-SP=0x0,
CML0-Pat_Fall00_15-SP=0x0,
CML0-Pat_Fall16_31-SP=0x0,
CML0-Pat_Fall32_39-SP=0x0,
CML0-Pat_Low00_15-SP=0xFFFF,
CML0-Pat_Low16_31-SP=0xF000,
CML0-Pat_Low32_39-SP=0x0,
```

```

    ...
}
}

```

The above macro substitution of the `evr-vme-300.db` sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut6-Ena-SP
- MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut6-Src-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Ena-Sel
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pwr-Sel
- MTEST-VME-TIMINGTEST-EVR0:CML0-Mode-Sel
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Rise00_15-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Rise16_31-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Rise32_39-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_High00_15-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_High16_31-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_High32_39-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Fall00_15-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Fall16_31-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Fall32_39-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Low00_15-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Low16_31-SP
- MTEST-VME-TIMINGTEST-EVR0:CML0-Pat_Low32_39-SP

3. Optionally, you can remove all the macros whose values you did not change.
4. Install the prepared IOC by running command `swit -V` from your project folder *MTEST-VME-TIMINGTEST*.

7.2 Substitution snippet explanation:

- FrontUnivOut6-Ena-SP=1: Enable the front panel output 6.
- FrontUnivOut6-Src-SP=63: Set the source of the front panel output 6 to logic low. A complete list of settable values is available in the EVR manual [7].

- CML0-Ena-Sel=1: Enable the CML0 output, which corresponds to the front panel output 6.
- CML0-Pwr-Sel=1: Power on the CML0 output.
- CML0-Mode-Sel=0: Select the pattern mode. Because the output source signal of the front panel output 6 is set to logic low, this mode will continuously output logic low pattern.
- CML0-Pat_Low00_15-SP=0xFFFF: Set logic low pattern bits 0-15. The Figure 4 shows that the bits 15-0 must be set as follows: 1111 1111 1111 1111, which translates to 0xFFFF. Each bit represents 1/40 of the event clock period.
- CML0-Pat_Low16_31-SP=0xF000: Set signal low pattern bits 16-31. The Figure 4 shows that the bits 15-0 must be set as follows: 1111 0000 0000 0000, which translates to 0xF000.
- CML0-Pat_Low16_31-SP=0x0: Set signal low pattern bits 32-39, as seen in Figure 4. Note, that only bits 32-29 (lower 8 bits) can be used.
- CML0-Pat_Rise00_15-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_Rise16_31-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_Rise32_39-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_High00_15-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_High16_31-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_High32_39-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_Fall00_15-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_Fall16_31-SP=0x0: Other patterns are not used, so they are set to 0.
- CML0-Pat_Fall32_39-SP=0x0: Other patterns are not used, so they are set to 0.

7.3 Substitution snippet for EVR-VME-230 form factor

The following substitution snippet can be used in case of EVR-VME-230 form factor. The main difference is in the configured output (FrontOut4 instead of FrontUnivOut6) and the fact that this form factor has only 20 configurable CML bits in pattern mode, where EVR-VME-300 has 40.

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-230.db"
{
  {
    ...
    FrontOut4-Ena-SP=1,
    FrontOut4-Src-SP=63,
    CML0-Ena-Sel=1,
    CML0-Pwr-Sel=1,
    CML0-Mode-Sel=0,
    CML0-Pat\_Low00_15-SP=0xFFC0,
    CML0-Pat\_Low16_31-SP=0,
    ...
  }
}
```

8 Output a Distributed Bus bit

A custom distributed bus (DBus) bit can be outputted through desired EVR outputs. This tutorial demonstrates how to set up the DBus bit 0 as a source of an EVR front panel output 1, as seen in Figure 5.




Figure 5: Send DBus bit 0 to the front panel output 1

8.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (`MTEST-VME-TIMINGTEST/cfg/EVR0.subs`) according to this snippet (explained in 8.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-300.db"
{
    {
        ...
        FrontUnivOut1-Src-SP=32,
        ...
    }
}
```

The above macro substitution of the `evr-vme-300.db` sets the values of the following record:

- `MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut1-Src-SP`
3. Optionally, you can remove all the macros whose values you did not change.
 4. Install the prepared IOC by running command `swit -V` from your project folder `MTEST-VME-TIMINGTEST`.

8.2 Substitution snippet explanation:

- `FrontUnivOut1-Src-SP=32`: Set the source of the front panel output 1 to DBus bit 0. Values 32-39 correspond to DBus bits 0-7. A complete list of values is available in the EVR manual [7].

In order to use different front panel output, simply change the front panel output number, eg. using `FrontUnivOut0-Src-SP` instead of `FrontUnivOut1-Src-SP` sets the output source signal of front panel universal output 0 instead of front panel universal output 1.

9 Data buffer

The timing system supports deterministic data transmission. Data buffer enables the event receivers to accept the transmitted data in a buffer. The

data can be written and read from through EPICS records, which access the buffer in the EVR. In order to use this feature, `mrfioc2_regDev` module [5] must be loaded. For further details, inspect the readme file in the `mrfioc2_regDev` git repository [5].

10 Advanced: Event dependent pulse switching.

This functionality is only available on event receivers that support pulser gating (eg. EVR-VME-300 series)!

This tutorial is the advanced version of tutorial in Section 4. It demonstrates the same configuration without using `evr-configTriggerSwitch.template` helper template.

Often devices need to be triggered with a different delay, based on the status of the beam or machine protection system (MPS). This status is available on the event receiver as presence or absence of an event. In SwissFEL setup, there is an event called `RF OFF beam`, that is present:

- when MPS is asserted and
- when RF is configured to not generate a beam (controlled by `RF ON` frequency set in the Timing master application, which is responsible for calculation of events to be emitted on the timing network).

`RF OFF beam` event can thus be used as an indication whether a device should be triggered with a delay or not. In general, not only delay is configurable, but other pulse properties as well (see [7] for a list of all properties).

Event receivers that support pulser gating also support setting two sources to one physical output. These functionalities can be used to set up two pulsers with different settings (eg. different delays) and select which pulse will be outputted based on the presence of an event (eg. `RF OFF beam`). Configuring such behavior involves the following steps:

1. Select two pulsers (eg. Pulser 22 and Pulser 23) and set them as output sources for desired physical output (eg. `FrontUnivOut0`).
2. Configure the first pulser (eg. set pulse width and delay) for normal device operation (eg. when `RF OFF beam` is not present).
3. Configure the second pulser (eg. set pulse width and delay) for off-beam device operation (eg. when `RF OFF beam` is present).

4. Define desired event number to trigger both pulsers.
5. Configure pulser gate (eg. pulser 28 which represents gate 0) to be set by off-beam event (eg. `RF OFF beam`) and reset by start of sequence event (`SOS`).
6. Set first pulser to be masked by pulser gate (eg. pulser 28 = pulser gate 0 = mask 0x01).
7. Set second pulser to be enabled by pulser gate (eg. pulser 28 = pulser gate 0 = enable 0x01).

For more information about pulser gating and outputs with two configurable sources inspect the EVR manual [7].

This tutorial demonstrates how to configure an EVR without using helper template to generate a pulse:

- 40 ns wide, 40 ns delay, triggered on event 4 when `RF OFF beam` is not present;
- 40 ns wide, 80 ns delay, triggered on event 4 when `RF OFF beam` is present;
- on output 0 (`FrontUnivOut0`).

10.1 Instructions

1. If starting a new IOC application, consult the quick start in Section 2.
2. Set the macro values in the substitution file (`MTEST-VME-TIMINGTEST/cfg/EVR0.subs`) according to this snippet (explained in 10.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-300.db"
{
    {
        ...
        Pul22-Delay-SP=40,
        Pul22-Width-SP=40,
        Pul22-Gate-Mask-SP=0x1,
        ...
        Pul23-Delay-SP=80,
        Pul23-Width-SP=40,
        Pul23-Gate-Enable-SP=0x1,
```

```

    ...
    FrontUnivOut0-Src-SP=22,
    FrontUnivOut0-Src2-SP=23,
    ...
}
}

file "$(mrfioc2_TEMPLATES=db)/evr-pulserMap.template"{
pattern { PID    F,          EVT, ID}
    ...
    { 22,    Trig,      4,    0 }
    { 23,    Trig,      4,    0 }
    ...
    { 28,    Set,       6,    0 }
    { 28,    Reset,    38,    0 }
    ...
}

```

The above macro substitution of the `evr-vme-300.db` sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVR0:Pul22-Delay-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul22-Width-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul22-Gate-Mask-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul23-Delay-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul23-Width-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul23-Gate-Enable-SP
- MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut0-Src-SP
- MTEST-VME-TIMINGTEST-EVR0:FrontUnivOut0-Src2-SP

The above macro substitution of the `evr-pulserMap.template` creates records named `MTEST-VME-TIMINGTEST-EVR0:Pul$(PID)-Evt-$(F)$(ID)-SP`. In this case the record names are:

- MTEST-VME-TIMINGTEST-EVR0:Pul22-Evt-Trig0-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul22-Evt-Trig0-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul28-Evt-Set0-SP
- MTEST-VME-TIMINGTEST-EVR0:Pul28-Evt-Reset0-SP

3. Optionally, you can remove all the macros whose values you did not change.
4. Install the prepared IOC by running command `swit -V` from your project folder *MTEST-VME-TIMINGTEST*.

10.2 Substitution snippet explanation:

First we set up the pulse generator 22 (Pul22) and pulse generator 23 (Pul23).

- `Pul22-Delay-SP=40`: Set the delay between the reception of the event and the start of the pulse (pulse rising edge) for pulser 22 to 40 ns.
- `Pul22-Width-SP=40`: Set the pulse width (time between the pulse rising and falling edge) for pulser 22 to 40 ns.
- `Pul23-Delay-SP=80`: Set the delay between the reception of the event and the start of the pulse (pulse rising edge) for pulser 23 to 80 ns.
- `Pul23-Width-SP=40`: Set the pulse width (time between the pulse rising and falling edge) for pulser 23 to 40 ns.
- `Pul22-Gate-Mask-SP=0x1`: Set the gate 0 to mask pulser 22. While the selected gate is activated, this pulser's *Trig* function is inhibited. Gates are selected using a bit mask, eg. value 0x1 corresponds to gate 0.
- `Pul23-Gate-Enable-SP=0x1`: Set the gate 0 to enable this pulser. While the selected gate is not activated, this pulser's *Trig* function is inhibited. Gates are selected using a bit mask, eg. value 0x1 corresponds to gate 0.

Then, the value of the output source macros `FrontUnivOut0-Src-SP` and `FrontUnivOut0-Src2-SP` is set to 22 and 23 respectively, which configures the front panel output 0 (`FrontUnivOut0`) to use pulsers 22 and 23 as its source. Macro values 0-23 correspond to pulsers 0-23. A complete list of available values can be found in the EVR manual [7].

Pulser 22 and Pulser 23 are then set to trigger on reception of the event 4:

- PID: Select Pulser 22/23
- F: Select the *Trig* (trigger) function of the pulser
- EVT: Map Pulser 22/23 *Trig* function to event 4

- ID: Unique ID for each PID-F combination.

Finally, Pulser 28, which represent pulser gate 0, is configured to be set upon reception of **RF OFF beam** event (event code 6), and reset upon reception of **SOS** event (event code 38):

- PID: Select Pulser 28 (pulser gate 0)
- F: Select the *Set* and *Reset* function of the pulser
- EVT: Map Pulser 28 *Set* function to event 6 and *Reset* function to event 38.
- ID: Unique ID for each PID-F combination.

In order to use different pulser, simply change the pulser number, eg. using **Pul20-Delay-SP** instead of **Pul22-Delay-SP** sets the delay of pulser 20 instead of pulser 22.

Similar is for outputs, eg. using **RearUniv0-Src-SP** and **RearUniv0-Src2-SP** instead of **FrontUnivOut0-Src-SP** and **FrontUnivOut0-Src2-SP** sets the output source signal of rear panel output 1 instead of front panel output 0.

In order to set a different event mapped to Pulsers 22 and 23 Trig function, simply set a new value of records **MTEST-VME-TIMINGTEST-EVR0:Pul22-Evt-Trig0-SP** and **MTEST-VME-TIMINGTEST-EVR0:Pul23-Evt-Trig0-SP**. To disable the mapping, set records value to 0.

Similar is for changing events that set and reset the pulser gate. In order to set a different event mapped to setting the gate (which controls when off-beam operation is in affect), simply set a new value of the **MTEST-VME-TIMINGTEST-EVR0:Pul28-Evt-Set0-SP** record.

11 GUI

There is a caQtDM [1] GUI for the Event Receiver available. It can be used to further configure the EVR or simply check the running configuration. The GUI is launched using the following command:

```
start_EVR.sh -s <system name> [options]
```

where the **<system name>** represents a **mandatory** system name, and **[options]** are as follows:

-d <EVR name> set the event receiver / timing card name
(default:EVR0)

-f <form factor> choose the event receiver form factor
(default: VME-300)
Choices: VME, PCIE, VME-300, PCIE-300DC

-n Do not attach to existing caQtDM.
Open new one instead

-h shows the options and usage

Example 1: Open the GUI for the EVR-VME-300 event receiver named EVR0, using system name MTEST-VME-TIMINGTEST.

```
start_EVR.sh -s MTEST-VME-TIMINGTEST
```

Example 2: Open the GUI for the EVR-VME-230RF event receiver named EVR3, using system name MTEST-VME-TIMINGTEST.

```
start_EVR.sh -s MTEST-VME-TIMINGTEST -d EVR3 -f VME
```

Example 2: Open the GUI for the EVR-PCIE-300 event receiver named EVR0, using system name MTEST-VME-TIMINGTEST.

```
start_EVR.sh -s MTEST-VME-TIMINGTEST -f PCIE
```

Example 3: Shows options and usage.

```
start_EVR.sh -h
```

References

- [1] caQtDM - a medm replacement based on QT. <http://epics.web.psi.ch/software/caqtdm/>.
- [2] Renata Krempaska. SWIT. <https://controls.web.psi.ch/cgi-bin/twiki/view/Main/SoftwareInstallationTool>.
- [3] PSI. driver.makefile. <https://controls.web.psi.ch/cgi-bin/twiki/view/Main/DriverMakefile>.

- [4] PSI. How to set up IFC 1210. <https://controls.web.psi.ch/cgi-bin/twiki/view/Main/HowToSetupIFC1210ioc>.
- [5] PSI. mrfioc2_regDev repository. https://git.psi.ch/cosylab/mrfioc2_regdev.
- [6] Jure Krašna Michael Davidsaver Jayesh Shah Eric Björklund Sašo Skube, Tom Slejko. mrfioc2 repository. https://git.psi.ch/epics_driver_modules/mrfioc2.
- [7] Sašo Skube. Evr manual. https://git.psi.ch/epics_driver_modules/mrfioc2/raw/master/documentation/evr_manual.pdf.