



PEV1100

PCI Express to VME64x Interface

User Manual

Reference : PEV_API_121201

Version : 4.2

Date : Feb 14, 2013

Web site : www.ioxos.ch

Technical Support : support@ioxo.ch

Phone : +41 22 364 76 90

Fax : +41 22 364 76 90

Copyright Information

Copyright © 2008 IOxOS Technologies, SA. All Rights Reserved. The information in this document is proprietary to IOxOS Technology. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from IOxOS Technologies.

Disclaimer

IOxOS Technologies provides this documentation without warranty, term or condition of any kind, either express or implied, including, but not limited to, express and implied warranties of merchantability, fitness for a particular purpose, and non-infringement.

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, IOxOS Technologies assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

In no event will IOxOS Technologies be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. IOxOS Technologies may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

IOxOS Technologies retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. IOxOS Technologies assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of IOxOS Technologies products.

Trademarks

IOxOS Technologies and IOxOS logo are registered trade marks of IOxOS Technologies SA

All other trademarks are the property of their respective owners

Warnings

Static electricity can damage integrated circuit components and cards. Make sure you use proper ESD handling procedures (refer to EIA-625, ESD Association Handbook or MIL-HDBK-263) while working with cards and components.

Warranty

For warranties and repair policies, refer to IOxOS Technologies General Conditions of Sale

<i>Record History</i>		
Version	Date	Description of Changes
0.01	May 1, 2008	File creation
0.99	11/27/08	Preliminary release
1.00	06/01/09	First release
2.00	08/20/09	Support for multicrate configurations and real time linux (Xenonai)
3.00	01/12/10	Short PCI IO space and DMA list mode
4.2	09/27/12	Update pev_dma_move() Add pev_evt_xxx() Add pev_bmr_xxx()
4.22	10/25/12	Add pev_evt_clear()
4.24	11/14/12	Add flag to force local address in mapping function
4.25	12/18/12	Support for second DMA channel (§3.3.1.5) Support to access bus addresses Support for IDT PCI express switch configuration (§3.7.2.22)

Table of Contents

1 Introduction.....	1
1.1 Document Identification.....	1
1.2 Intended Audience.....	1
1.3 Companion Documents.....	1
1.4 References.....	1
1.5 Document Organization.....	1
1.6 Conventions and Notations.....	2
1.7 Acronyms and Abbreviations.....	2
2 Linux Host.....	3
2.1 Checking for the PEV1100.....	3
2.1.1 Listing PCI devices.....	3
2.1.2 Hot Plug Support.....	4
2.1.3 Finding the PEV1100.....	4
2.2 Software installation.....	5
2.2.1 Extracting the sources.....	6
2.2.2 Building Device Driver for the PEV1100.....	7
2.2.3 Building the PEV1100 hotplug driver.....	8
2.2.4 Building the PEV1100 users library.....	8
2.2.5 Building XprsMon.....	8
2.2.6 Installing the PEV1100 examples.....	9
2.2.7 Installing the PEV1100 configuration tools.....	10
2.2.8 Installing the PEV1100 test suite.....	10
2.3 Loading the PEV1100 device driver.....	10
2.4 Using XprsMon to access the PEV1100.....	11
2.5 The PEV Configuration.....	12
2.6 Script files.....	13
2.7 Reloading an FPGA bitstream.....	13
3 Software Reference.....	15
3.1 Software Organization.....	15
3.2 PEV1100 Device Driver.....	15
3.2.1 Install/Remove.....	16
3.2.2 Open/Close.....	16
3.3 Read/Write.....	16
3.3.1 Ioctl.....	16
3.3.1.1 PEV1100 read/write operations.....	16
3.3.1.2 PEV1100 address mapping operations.....	17
3.3.1.3 PEV1100 SFLASH operations.....	19
3.3.1.4 PEV1100 local timer operation.....	19
3.3.1.5 PEV1100 DMA operation.....	20
3.3.1.6 I2C.....	22
3.3.1.7 FIFO.....	23
3.3.1.8 EVENT QUEUE.....	24
3.3.2 Mmap.....	25
3.3.3 Interrupt handling.....	25
3.4 PEV1100 Kernel Library.....	25
3.5 PEV1100 User's Library.....	27
3.5.1 Initialization.....	27
3.5.2 Register access.....	28
3.5.2.1 CSR Read.....	28
3.5.2.2 CSR Write.....	28
3.5.2.3 CSR Set.....	29
3.5.3 Generic read/write.....	30

3.5.4 PEV1100 Resource Mapping.....	31
3.5.4.1 Allocating a new address translation window.....	31
3.5.4.2 Freeing a previously allocated address translation window.....	32
3.5.4.3 Modifying a previously allocated address translation window.....	33
3.5.4.4 Getting a list of all allocated address translation windows.....	34
3.5.4.5 Clearing all allocated address translation windows.....	35
3.5.4.6 Mapping an allocated address translation window in user's space.....	35
3.5.5 DMA operations.....	36
3.5.5.1 Allocating a buffer in system memory suitable for DMA.....	36
3.5.5.2 Freeing an allocated buffer.....	37
3.5.5.3 Performing a DMA transfer.....	37
3.5.5.4 Reading a list of buffer from VME using DMA.....	39
3.5.6 VME Interface Configuration.....	40
3.5.6.1 Reading the VME current configuration.....	40
3.5.6.2 Setting a new VME Configuration.....	41
3.5.6.3 VME interrupt initialization.....	42
3.5.6.4 VME CRCSR operation.....	43
3.5.6.5 VME Read/Modify/Write.....	43
3.5.6.6 VME Lock/Unlock.....	44
3.5.6.7 VME interrupt controller enable.....	45
3.5.6.8 VME interrupt mask/unmask.....	45
3.5.6.9 VME interrupt allocate.....	46
3.5.6.10 VME interrupt free.....	47
3.5.6.11 VME interrupt arm.....	47
3.5.6.12 VME interrupt wait.....	48
3.5.6.13 VME interrupt armwait.....	49
3.5.7 PEV1100 SFLASH Access.....	49
3.5.7.1 SFLASH identification.....	49
3.5.7.2 SFLASH read.....	50
3.5.7.3 SFLASH write.....	50
3.5.8 PEV1100 timer functions.....	51
3.5.8.1 Starting the timer.....	51
3.5.8.2 Stopping the timer.....	52
3.5.8.3 Reading the timer.....	52
3.5.9 FIFO operations.....	53
3.5.9.1 FIFO initialization.....	53
3.5.9.2 FIFO status.....	54
3.5.9.3 FIFO clear.....	54
3.5.9.4 FIFO read.....	55
3.5.9.5 FIFO write.....	56
3.5.10 EEPROM Access.....	56
3.5.10.1 EEPROM read.....	56
3.5.10.2 EEPROM write.....	57
3.5.11 I2C Access.....	58
3.5.11.1 I2C cmd.....	58
3.5.11.2 I2C read.....	58
3.5.11.3 I2C write.....	59
3.5.12 BMR Access.....	59
3.5.12.1 BMR read.....	59
3.5.12.2 BMR write.....	60
3.5.12.3 BMR data conversion.....	61
3.5.13 Event Handling.....	61
3.5.13.1 Create an event queue.....	61
3.5.13.2 Free event queue.....	62
3.5.13.3 Register event in queue.....	62
3.5.13.4 Unregister event in queue.....	63
3.5.13.5 Enable event queue.....	63
3.5.13.6 Disable event queue.....	64

3.5.13.7 Mask interrupt source associated to an event.....	64
3.5.13.8 Unmask interrupt source associated to an event.....	65
3.5.13.9 Clear interrupt source associated to an event.....	65
3.5.13.10 Read event from queue.....	66
3.6 Examples.....	66
3.6.1 Accessing a VME device from the host.....	66
3.7 PEV1100 Command Interpreter.....	70
3.7.1 Introduction.....	70
3.7.2 Command List.....	72
3.7.2.1 Show board configuration.....	73
3.7.2.2 Display address range from system memory.....	74
3.7.2.3 Perform DMA operation.....	74
3.7.2.4 Display PCI MEM address range.....	75
3.7.2.5 Display Shared Memory address range.....	76
3.7.2.6 Display VME address range.....	77
3.7.2.7 Fill System Memory address range.....	77
3.7.2.8 Fill PCI address range.....	79
3.7.2.9 Fill address range in shared memory.....	80
3.7.2.10 Fill VME address range.....	81
3.7.2.11 Managing address mapping.....	82
3.7.2.12 Patch PCI configuration register.....	83
3.7.2.13 Patch PCI address in the FPGA End Point IO space.....	84
3.7.2.14 Patch PCI address in the FPGA End Point MEM space (BAR#2).....	84
3.7.2.15 Patch an address on the VME bus.....	85
3.7.2.16 Patch PEX8624 registers.....	86
3.7.2.17 SFLASH operations.....	87
3.7.2.18 Local Timer operations.....	88
3.7.2.19 Test Control.....	88
3.7.2.20 VME interface configuration.....	89
3.7.2.21 TTY operations.....	89
3.7.2.22 IDT switch configuration.....	90

Illustration Index

Index of Tables

Table 1: References.....	1
Table 2: Acronyms and Abbreviations.....	2
Table 3: XprsMon Command List.....	72

1 Introduction

1.1 Document Identification

The PEV1100_UM_081801 is the user's manual of the PEV1100 PCI Express to VME64x Interface.

1.2 Intended Audience

This manual is intended for use by system designers, software developers and support personnel.

It is recommended that the reader has a reasonable background in PC architectures, including experience or knowledge of I/O buses and related protocols.

1.3 Companion Documents

PEV1100 Reference Manual

1.4 References

Reference	Title	Version	Date	Organization
	PCI Local Bus Specification	3.0	Aug 12,2002	PCI-SIG
	PCIe Base Specification	2.0	Jan 4, 2007	PCI-SIG
	PCIe External Cabling Specification	1.0	Dec 20,2006	PCI-SIG
VITA 1-1994 (R2002)	VME64	1	1994	VITA
VITA 1.1-1997(R2005)	VME64 Extensions	1.1	1997	VITA
	VME64 2eSST			VITA
	PMC			
	XMC			
	ExpressLane PEX8112-AA PCI Express to PCI Bridge	1.1	Nov 2007	PLX
	ExpressLane PEX8624-AA 24-lanes/6-ports PCI Express Gen 2 Switch	0.9	Jan 2008	PLX

Table 1: References

1.5 Document Organization

This manual is composed of the following sections

1. Introduction
2. PEV1100 Capabilities
3. Getting Started
4. Software references

Section 2 gives an overview of the PEV1100 architecture and describe the features it implements

Section 3 is a step by step procedure to install and run the PEV1100

Section 4 contains a description of the software delivered with the PEV1100.

1.6 Conventions and Notations

Examples, code references and screen copy are inserted in frames and use fixed fonts.

Bold typefaces are used to indicate characters to be typed in.

1.7 Acronyms and Abbreviations

Term	Definition
DMA	Direct Memory Access
IEEE	Institute of Electrical & Electronics Engineers
IO	Input/Output
PC	Personal Computer
PCI	Peripheral Component Interconnect
PCIe	PCI Express
VITA	VMEBUS International Trade Association
VME	Versa Module Eurocard (IEEE1014)

Table 2: Acronyms and Abbreviations

2 Linux Host

2.1 Checking for the PEV1100

2.1.1 Listing PCI devices

The *lspci* command (you must be superuser to execute that command) lists all PCI devices discovered during the enumeration process. The file “/usr/share/pci.ids” contains a list of all known PCI Ids.

```
linux-host:~>lspci
00:00.0 Memory controller: nVidia Corporation CK804 Memory Controller (rev a4)
00:01.0 ISA bridge: nVidia Corporation CK804 ISA Bridge (rev f1)
00:01.1 SMBus: nVidia Corporation CK804 SMBus (rev a2)
00:02.0 USB Controller: nVidia Corporation CK804 USB Controller (rev a2)
00:02.1 USB Controller: nVidia Corporation CK804 USB Controller (rev a4)
00:07.0 IDE interface: nVidia Corporation CK804 Serial ATA Controller (rev f3)
00:08.0 IDE interface: nVidia Corporation CK804 Serial ATA Controller (rev f3)
00:09.0 PCI bridge: nVidia Corporation CK804 PCI Bridge (rev f2)
00:0b.0 PCI bridge: nVidia Corporation CK804 PCIE Bridge (rev f3)
00:0c.0 PCI bridge: nVidia Corporation CK804 PCIE Bridge (rev f3)
00:0d.0 PCI bridge: nVidia Corporation CK804 PCIE Bridge (rev f3)
00:0e.0 PCI bridge: nVidia Corporation CK804 PCIE Bridge (rev a3)
00:18.0 Host bridge: Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] HyperTransport
Technology Configuration
00:18.1 Host bridge: Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Address Map
00:18.2 Host bridge: Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] DRAM Controller
00:18.3 Host bridge: Advanced Micro Devices [AMD] K8 [Athlon64/Opteron] Miscellaneous
Control
01:08.0 VGA compatible controller: ATI Technologies Inc ES1000 (rev 02)
02:00.0 Ethernet controller: Broadcom Corporation NetXtreme BCM5722 Gigabit Ethernet PCI
Express
05:00.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:01.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:04.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:05.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:06.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:08.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:09.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
09:00.0 Bridge: IOxOS Technologies PEV1100 PCI Express VME Bridge (rev 01)
0a:00.0 PCI bridge: PLX Technology, Inc. PEX8112 x1 Lane PCI Express-to-PCI Bridge (rev
aa)
linux-host:~>
```

To obtain a “tree” view, just use *lspci* the “-t” option

```
linux-host:~>lspci -t
-[0000:00]-+-00.0
            +-01.0
            +-01.1
            +-02.0
            +-02.1
            +-07.0
            +-08.0
            +-09.0-[0000:01]----08.0
            +-0b.0-[0000:02]----00.0
            +-0c.0-[0000:03]--
```

```

+-0d.0-[0000:04]--
+-0e.0-[0000:05-0d]----00.0-[0000:06-0d]--+-01.0-[0000:07]--
|                                     +-04.0-[0000:08]--
|                                     +-05.0-[0000:09]----00.0
|                                     +-06.0-[0000:0a-0b]----00.0-
[0000:0b]--
|                                     +-08.0-[0000:0c]--
|                                     \-09.0-[0000:0d]--
|
+-18.0
+-18.1
+-18.2
\ -18.3
linux-host:~>

```

2.1.2 Hot Plug Support

Linux supports PCI Express hot plug through the *pciehp* module. By default this module is not loaded in the kernel. Before loading it you should make sure the root complex of the PC host support hot plugging.

2.1.3 Finding the PEV1100

To identify the PEV1100 in the PCI device list, just search for the PEX8624 PCI Express switch by looking for the “8624” string.

```

linux-host:~>lspci |grep 8624
05:00.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:01.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:04.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:05.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:06.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:08.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
06:09.0 PCI bridge: PLX Technology, Inc. PEX 8624 24-lane, 6-port PCI Express Switch
(rev ab)
linux-host:~>

```

The first line in the list is the switch upstream port (the first discovered by the enumeration process). It has been located on bus 0xd in slot 0 [0d:00.0]

Then try to identify the FPGA PCI Express End point by looking for the “1100” string.

```

linux-host:~>lspci |grep 1100
09:00.0 Bridge: IOxOS Technologies PEV1100 PCI Express VME Bridge (rev 01)
linux-host:~>

```

It has been located on bus 0x11 in slot 0 [11:00.0]

Using again the *lspci* command we can do a byte dump of its PCI Configuration Header .

Beware that 16 and 32 bit fields appear in reverse order because PCI is little endian.

```

linux-host:~>lspci -x -s 09:00.0
09:00.0 Bridge: IOxOS Technologies PEV1100 PCI Express VME Bridge (rev 01)
00: 57 73 00 11 07 05 10 00 01 00 80 06 10 00 00 00
10: 08 00 00 d0 00 00 00 00 00 00 00 b8 00 00 00 00

```

```

20: 01 40 00 00 00 00 00 00 00 00 00 00 08 20 50 50
30: 00 00 00 00 40 00 00 00 00 00 00 00 ff 00 00 00

linux-host:~>

```

A human readable display of that information is obtained with the **-v** option

```

linux-host:~>lspci -vv -s 09:00.0
09:00.0 Bridge: IOxOS Technologies PEV1100 PCI Express VME Bridge (rev 01)
Subsystem: Device 2008:5050
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping-
SERR+ FastB2B- DisINTx+
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort-
>SERR- <PERR- INTx-
Latency: 0, Cache Line Size: 64 bytes
Interrupt: pin ? routed to IRQ 499
Region 0: Memory at d0000000 (32-bit, prefetchable) [size=128M]
Region 2: Memory at b8000000 (32-bit, non-prefetchable) [size=128M]
Region 4: I/O ports at 4000 [size=4K]
Capabilities: [40] Power Management version 3
Flags: PMEClk- DSI+ D1- D2- AuxCurrent=0mA
PME(D0-,D1-,D2-,D3hot-,D3cold-)
Status: D0 PME-Enable- DSel=0 DScale=0 PME-
Capabilities: [48] Message Signalled Interrupts: Mask+ 64bit+ Count=1/4 Enable+
Address: 00000000fee0300c Data: 4142
Masking: 0000000e Pending: 00000000
Capabilities: [60] Express (v1) Endpoint, MSI 00
DevCap: MaxPayload 512 bytes, PhantFunc 1, Latency L0s <64ns, L1 <1us
ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset-
DevCtl: Report errors: Correctable- Non-Fatal- Fatal- Unsupported-
RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+
MaxPayload 128 bytes, MaxReadReq 512 bytes
DevSta: CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-
LnkCap: Port #0, Speed 2.5GT/s, Width x4, ASPM L0s L1, Latency L0
unlimited, L1 unlimited
ClockPM- Surprise- LLActRep- BwNot-
LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- Retrain- CommClk-
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
LnkSta: Speed 2.5GT/s, Width x4, TrErr- Train- SlotClk- DLActive-
BWMgmt- ABWMgmt-
Capabilities: [100] Virtual Channel <?>

linux-host:~>

```

We can observe the the FPGA PCI IO window has been allocated at address 0x4000 and the two PCI MEM windows at 0xd0000000 for the prefetchable one (size 128 MBytes) and at 0xb8000000 for the non prefetchable (size 128 MBytes)

2.2 Software installation

The PEV1100 software for Linux is provided as compressed archive file named “PEV1100_x.y.z.tgz” ready to be extracted anywhere in the file system tree

It is important that the **kernel sources package** is installed during the Linux installation. Without this, the kernel header files will not be available for building the PEV1100 device driver module. Typically, this package must be manually selected during the installation process. Please refer to the Linux installation documentation.

Due to the numerous flavors of Linux, IOxOS Technologies cannot support and test on all platforms. In order to provide customers with an easy to replicate platform, PEV1100 software is tested with easily-available Linux distributions. Other flavors of Linux should work ok or with a minimal porting effort. The PEV1100 Linux support has been built and tested on the OSes listed below

Operating System	Kernel
------------------	--------

OpenSuse 10.3	2.6.24-3 SMP x86_64
Opensuse 11.1	2.6.27-7 SMP x86_64
Opensuse 11.1	2.6.28-7 SMP x86_64 with Xenomai 2.4.7

2.2.1 Extracting the sources

The PEV1100 software can be extracted anywhere in the Linux file system. The extraction process will create a directory PEV1100/ containing all software sources provided by IOxOS Technologies to support the PEV1100 interface.

```
linux-host:ioxos> tar xzf PEV1100_2.0.0.tgz
```

The sources are organized as followed:

```
PEV1100/
  bin/
  cfg/
  doc/
  drivers/
  hotplug/
  include/
  lib/
  modules/
  scripts/
  src/
    examples/
    tools/
    XprsMon/
    XprsTst/
```

The file build.all located at the root of the tree is a bash script building all drivers, libraries and utilities for a “classical” linux kernel and, if found in the file system for a real time linux kernel based on Xenomai 2.4.7

```
# check for Xenomai in the file system
XENODIR="/usr/xenomai"
ls $XENODIR
if [ $? -eq 0 ]; then
XENO=1
else
XENO=0
fi

# build PEV1100 device driver
cd drivers
./build.linux
if [ $XENO -eq 1 ]; then
./build.xeno
fi

# build hotplug device driver
cd ../hotplug
./build

# build libraries
cd ../lib
make
if [ $XENO -eq 1 ]; then
make xeno
fi
```

```

# build XprsMon
cd ../src/XprsMon
./build.linux
if [ $XENO -eq 1 ]; then
./build.xeno
fi

# build examples
cd ../examples
make
if [ $XENO -eq 1 ]; then
make xeno
fi

# build configuration tools
cd ../tools
make install

# build test suite
cd ../XprsTst
./build

```

2.2.2 Building Device Driver for the PEV1100

The first operation to performed by the build.all script, is to build the PEV1100 device driver. The directory **PEV1100/drivers/** contains all sources needed to build the loadable module **pev.ko**. As already stated, the Makefile rely on the presence of the Linux kernel sources on the development machine.

The Makefile is written in such a way that the pev driver is expected to run on the machine on which it is compiled.

The *driver/build.linux* script generate a driver for a “classical” Linux and copies the kernel object in the *modules/* directoy under the name *pev-linux.ko*

```

rm -f *.o *.ko *.mod.c
make -C /lib/modules/2.6.28.7-xeno/build M=/home/ioxos/Release/PEV1100_2.0.0/drivers
modules
make[1]: Entering directory `/home/ioxos/kernel/linux-2.6.28.7'
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevdrv.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevioctl.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevklb.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/rdwrlb.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/sflashlib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/maplib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/i2clib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/vmelib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/dmalib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/histolib.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.o
Building modules, stage 2.
MODPOST 1 modules
CC /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.mod.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.ko
make[1]: Leaving directory `/home/ioxos/kernel/linux-2.6.28.7'

```

If Xenomai has been installed in the host filesystem, the *driver/build.xeno* script generate a driver for a real time Linux and copies the kernel object in the *modules/* directoy under the name *pev-xeno.ko*

```

rm -f *.o *.ko *.mod.c
make -C /lib/modules/2.6.28.7-xeno/build M=/home/ioxos/Release/PEV1100_2.0.0/drivers
modules
make[1]: Entering directory `/home/ioxos/kernel/linux-2.6.28.7'

```

```

CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevdrv.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevioctl.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pevklb.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/rdwrlb.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/sflashlib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/maplib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/i2clib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/vmelib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/dmalib.o
CC [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/histolib.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.o
Building modules, stage 2.
MODPOST 1 modules
CC /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.mod.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/drivers/pev.ko
make[1]: Leaving directory `/home/ioxos/kernel/linux-2.6.28.7'

```

2.2.3 Building the PEV1100 hotplug driver

The *hotplug/* directory contains the sources of a device driver to allow the user to power-off/power-on the PEV1100 without rebooting the local host. The build script copies the generated kernel object in the *modules/* directory under the name *hppev.ko*

```

rm -f *.o *.ko *.mod.c
make -C /lib/modules/2.6.28.7-xeno/build M=/home/ioxos/Release/PEV1100_2.0.0/hotplug
modules
make[1]: Entering directory `/home/ioxos/kernel/linux-2.6.28.7'
CC [M] /home/ioxos/Release/PEV1100_2.0.0/hotplug/hpdrv.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/hotplug/hppev.o
Building modules, stage 2.
MODPOST 1 modules
CC /home/ioxos/Release/PEV1100_2.0.0/hotplug/hppev.mod.o
LD [M] /home/ioxos/Release/PEV1100_2.0.0/hotplug/hppev.ko
make[1]: Leaving directory `/home/ioxos/kernel/linux-2.6.28.7'

```

2.2.4 Building the PEV1100 users library

The *lib/* directory contains the sources of the user library interface with the driver. Executing a make in this directory builds the *libpev.a* library file.

```

gcc -I ../include -c pevulib.c
gcc -I ../include -c clilib.c
gcc -I ../include -c tstlib.c
ar r libpev.a pevulib.o clilib.o tstlib.o
ar: creating libpev.a
ranlib libpev.a

```

If Xenomai has been installed in the host filesystem, the “make xeno” generate the library *libpevrt.a* to be used with the *pev-xeno* device driver in order to create real time linux applications.

```

gcc -I ../include -I /usr/xenomai/include -c pevrtlib.c
ar r libpevrt.a pevrtlib.o
ar: creating libpevrt.a
ranlib libpevrt.a
cp /usr/xenomai/lib/librtm.a .
cp /usr/xenomai/lib/libnative.a .

```

2.2.5 Building XprsMon

XprsMon is a command interpreter allowing a user to debug a VME system controlled by a PC host through

the PEV1100 interface. The sources together with a Makefile shall be found in the *src/XprsMon/*. Executing *buil.linux* in that directory creates the **XprsMon** executable and copies it in the *bin/* directory.

```
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c tty.c
gcc -g -DLITTLE_ENDIAN -DDEBUGrm -f *.o XprsMon
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c XprsMon.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c rdwr.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c conf.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c sflash.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c map.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c script.c -I ../../include -c tst.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c timer.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c vme.c
gcc -L ../../lib -o XprsMon XprsMon.o rdwr.o conf.o sflash.o map.o script.o tty.o tst.o
timer.o vme.o -lpev -lrt
```

If Xenomai has been installed in the host filesystem, the *build.xeno* script generates an **XprsMon** application linked with the real time library and copied in the *bin/* directory under the name **XprsMonRt**.

```
rm -f *.o XprsMon
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
XprsMon.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
rdwr.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
conf.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
sflash.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
map.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
script.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
tty.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
tst.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
timer.c
gcc -g -DLITTLE_ENDIAN -DDEBUG -DXENOMAI -I ../../include -I /usr/xenomai/include -c
vme.c
gcc -L ../../lib -o XprsMon XprsMon.o rdwr.o conf.o sflash.o map.o script.o tty.o tst.o
timer.o vme.o -lpev -lrt -lpevrt -lnative -lrt
```

2.2.6 Installing the PEV1100 examples

The directory *src/examples* contains few examples of linux applications driving the PEV1100 interface.

```
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -I /usr/xenomai/include -c BerrTst.c
gcc -L ../../lib -o BerrTst BerrTst.o -lpev -lrt
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -I /usr/xenomai/include -c VmeTst.c
gcc -L ../../lib -o VmeTst VmeTst.o -lpev -lrt
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -I /usr/xenomai/include -c DmaTst.c
gcc -L ../../lib -o DmaTst DmaTst.o -lpev -lrt
```

```
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -I /usr/xenomai/include -DXENOMAI -c
DmaTst.c -o DmaTstRt.o
gcc -L ../../lib -o DmaTstRt DmaTstRt.o -lpev -lrt -lpevrt -lnative -lrt
```

2.2.7 Installing the PEV1100 configuration tools

A set of configuration tools is provided to allow user's to generate binary objects to be loaded in the SFLASH device. These are useful for those developing new FPGA bitstreams.

```
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c fsm2bin.c
gcc -L ../../lib -o fsm2bin fsm2bin.o
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c mcs2bin.c
gcc -L ../../lib -o mcs2bin mcs2bin.o
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c fpgabuild.c
gcc -L ../../lib -o fpgabuild fpgabuild.o
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c fpgacheck.c
gcc -L ../../lib -o fpgacheck fpgacheck.o
gcc -g -DLITTLE_ENDIAN -DDEBUG -I ../../include -c hppev.c
gcc -L ../../lib -o hppev hppev.o
cp fsm2bin ../../bin
cp mcs2bin ../../bin
cp fpgabuild ../../bin
cp fpgacheck ../../bin
cp hppev ../../bin
```

2.2.8 Installing the PEV1100 test suite

The srcXprsTst/ directory contains a test suite to be controlled from XprsMon. The build script generate the test launcher XprsTst and a test file PevTst containing a set of the test executed for the validation of the PEV1100 hardware.

```
rm -f *.o XprsTst PevTst
gcc -g -DLITTLE_ENDIAN -DDEBUGno -I ../../include -c XprsTst.c
gcc -g -DLITTLE_ENDIAN -DDEBUGno -I ../../include -c tst_0x.c
gcc -L ../../lib -o XprsTst XprsTst.o -lpev -lrt
gcc -g -DLITTLE_ENDIAN -DDEBUGno -I ../../include -c PevTst.c
gcc -L ../../lib -o PevTst PevTst.o tst_0x.o -lpev -lrt
```

2.3 Loading the PEV1100 device driver

Before running any application using the PEV1100, it is mandatory to insert dynamically either the **pev-linux.ko** or the **pev-xeno.ko** device driver in the kernel. This is done by executing the **insmod** program. The driver initialization function allocates dynamically the device major number. This number is needed to create the nodes allowing applications to access the device and can be find in the `/proc/devices` file once the driver has been successfully installed.

The script file **load** located in the `modules/` directory performs all these operations. It loads a kernel module according to the argument given, retrieves the device number assigned by the kernel to the PEV1100 device and create the **pev** nodes in the `/dev` directory. It shall be noted that you must have superuser privileges to run that script.

If the PEV1100 is not connected to the host, the device driver installation will fail. Before executing the **load** script, one should check with **lspci** that the PEV1100 has been discovered by the Linux.

To load the Linux “classical” driver, **pev-linux** shall be given has argument to the **load** script.

```
linux-host:PEV1100_2.0.0>su
Password:
linux-host:PEV1100_2.0.0>cd modules/
linux-host:modules>./load pev-linux
loading PEV1100 linux driver pev-linux.ko
linux-host:modules>
```

Using the **lsmod** command we can check if the **pev** module has been loaded

```
linux-host:modules>lsmod | grep pev
pev                98672  0
linux-host:modules>
```

and get a list of the nodes created with read/write privileges for everybody.

```
linux-host:modules>ls -l /dev/pev*
crw-rw-rw- 1 root wheel 250,  0 2009-08-27 15:50 /dev/pev
crw-rw-rw- 1 root wheel 250,  0 2009-08-27 15:50 /dev/pev0
crw-rw-rw- 1 root wheel 250,  1 2009-08-27 15:50 /dev/pev1
crw-rw-rw- 1 root wheel 250, 10 2009-08-27 15:50 /dev/pev10
crw-rw-rw- 1 root wheel 250, 11 2009-08-27 15:50 /dev/pev11
crw-rw-rw- 1 root wheel 250, 12 2009-08-27 15:50 /dev/pev12
crw-rw-rw- 1 root wheel 250, 13 2009-08-27 15:50 /dev/pev13
crw-rw-rw- 1 root wheel 250, 14 2009-08-27 15:50 /dev/pev14
crw-rw-rw- 1 root wheel 250, 15 2009-08-27 15:50 /dev/pev15
crw-rw-rw- 1 root wheel 250,  2 2009-08-27 15:50 /dev/pev2
crw-rw-rw- 1 root wheel 250,  3 2009-08-27 15:50 /dev/pev3
crw-rw-rw- 1 root wheel 250,  4 2009-08-27 15:50 /dev/pev4
crw-rw-rw- 1 root wheel 250,  5 2009-08-27 15:50 /dev/pev5
crw-rw-rw- 1 root wheel 250,  6 2009-08-27 15:50 /dev/pev6
crw-rw-rw- 1 root wheel 250,  7 2009-08-27 15:50 /dev/pev7
crw-rw-rw- 1 root wheel 250,  8 2009-08-27 15:50 /dev/pev8
crw-rw-rw- 1 root wheel 250,  9 2009-08-27 15:50 /dev/pev9
linux-host:modules>
```

16 nodes have been created with minor device number going from 0 to 15. The minor device number allows to target a specific PEV1100 board in multi-crate configurations. When opening the device, a match between the position of the rotary encoder located on the board and the minor device number is required.

If compatibility with older version of the driver is needed, the rotary encoder shall be set to position 0.

If Xenomai has been installed in the Linux kernel, one can load the real time driver *pev-xeno*. It shall be noted that *pev-linux* and *pev-xeno* cannot be loaded together. They both offer the same capabilities. However, the *pev-xeno* version rely on xenomai interrupt service routines and synchronization mechanism in order to guarantee real time performances.

To load the Linux “real time” driver, *pev-xeno* shall be given has argument to the **load** script. If *pev-linux* is already installed, don't forget to remove it.

```
linux-host:modules>rmmod pev
linux-host:modules>./load pev-xeno
loading PEV1100 xenomai driver pev-xeno.ko
linux-host:modules>
```

When this has been done, we can run applications relying on this driver such *XprsMon* or *XprsMonRt*.

2.4 Using XprsMon to access the PEV1100

The PEV1100 binaries are located in the PEV1100/bin directory. We first add it to the default search PATH:

```
linux-host:~>export PATH=~/.PEV1100/bin:$PATH
```

and we execute the PEV1100 command interpreter *XprsMon* for node **1**

```
root@P2020RDB IPV1102]# ./XprsMon 1
initializing crate 1

+-----+
| XprsMon - IFC1210 diagnostic tool |
| IOxOS Technologies Copyright 2009-2012 |
| Version 4.25 - Dec 17 2012 14:23:53 |
+-----+
```

```
Device driver: pev-linux
XprsMon#1>
```

Basically **XprsMon** implements a set of command (see §3.7) interpreted and executed when the user enters a command line on the keyboard. A command line is an ASCII string made of

- a command code
- a command extension (optional)
- zero or more command parameters

The **help** command displays a list of all supported command codes. “?” is an alias for **help**.

```
XprsMon#1>help
conf      db      dm      dma
de        dp      dr      ds
ds1       ds2     du      du1
du2       dv      eeprom  fifo
fb        fm      fp      fpga
fs        fs1     fs2     fu
ful       fu2     fv      help
i2c       idt     lql     ls
ls1       ls2     lu      lu1
lu2       lv      map     pb
pc        pe      pio     pm
pp        pr      ps      ps1
ps2       pu      pul     pu2
pv        px      rm      re
rp        rr      rs      rs1
rs2       ru      ru1     ru2
rv        rmw     sflash  sign
tb        ts      ts1     ts2
tu        tul     tu2     tv
timer     tinit   tkill   tlist
tset      tstart  tstatus tstop
tty       vme
XprsMon#1>
```

help accept one parameter which is any supported command code in order to display the syntax of the command.

```
XprsMon#1>? pio
read/write data from/to PEV1100 PCI IO space
pio.<ds> <addr> <data>   where <ds> = b,s,w, (data size 1,2,4)
      <addr> = address offset in hexadecimal
      <data> = data in hexadecimal [write cyle]
XprsMon#1>
```

The command extension is separated from the command code by a comma. In the example above, the **pio** command extension **<ds>** is used to define the data size to be used for the read or write cycle. The command parameters are the cycle target address and the data for a write operation.

It shall be noted that, unless otherwise stated, **XprsMon** integer parameters are interpreted and displayed as hexadecimal values.

2.5 The PEV Configuration

The **conf** command displays a summary of the PEV hardware configuration.

```
XprsMon#1>conf
Static Options [0x81aea200]
VME Interface
```

```

A24 Base Address      : 000000
System Controller    : 64x- Slot1- SysRstEna-
Auto ID              : disabled
PLX8624 Switch
Port0 [P3]           : Downstream
Port1 [P4]           : Upstream
Port5 [FPGA]          : Downstream
Port6 [PCI]           : Downstream
Port8 [XMC#1]         : Downstream
Port9 [XMC#2]         : Downstream
FPGA
Bit Stream           : 1
PON FSM              : Disabled
MEM size              : 512 MBytes
PMEM size             : 128 MBytes
PMEM mode            : A64
FPGA Status
Identifier            : 0x02031201
Bit stream loaded     : 1
Shared Memory
Size                  : 256 MBytes
VME Interface
System Controller     : Disabled
Master
Request Mode          : Release On Request
Request Level         : 0
Slave
A24 base address      : 0x000000
A32 base address      : 0x10000000
A32 window size       : 0x10000000
CR/CSR                : Berr- SlvEna+ SysFail- SysFailEna- Reset- AutoID-
Interrupt Generator
Vector                : 00
Level                 : 0
Mode                   : Register
Status                 : Cleared
FPGA System Monitor
Temperature            : 44.30 [48.72 - 43.80]
VCCint                : 1.00 [1.00 - 0.98]
VCCaux                : 2.56 [2.56 - 2.55]
VCC1.8-INT            : 1.78
VCC3.3-INT            : 3.18
VCC5.0-VME            : 4.97
VCC3.3-VME            : 3.30
XprsMon#1>

```

2.6 Script files

To avoid the burden of typing many times the same set of command, XprsMon is able to execute simple script files. Script files can include comments starting with the '#' character. When '#' is encountered by the line interpreter, all following characters are discarded.

If a line start with the '\$' character, the following string of character is interpreted as a Linux command. The following commands are supported:

- sleep
- usleep

It shall be noted that script files can contain references to other script files.

2.7 Reloading an FPGA bitstream

After a reset, the FPGA bitstream file is automatically loaded from the SFLASH device according to the identification number selected in the static options SW501 (see Error: Reference source not found). IOxOS Technologies provides binary files with a *.sfl* extension ready to be loaded in SFLASH. These files contains the FPGA bitstream, a register initialization code and a signature.

The XprsMon command **sflash** allows the user to perform a load operation in order to store a .sfl binary file in the PEV1100 SFLASH device.

```
[root@P2020RDB IPV1102]# ./XprsMon 1
initializing crate 1

+-----+
| XprsMon - IPV1102 diagnostic tool |
| IOxOS Technologies Copyright 2009-2012 |
| Version 4.06 - Mar 27 2012 10:23:52 |
+-----+

Device driver: pev-linux
XprsMon>sflash load fpga#1 pev_041108.sfl
Loading SFLASH from file pev_101208a.sfl at offset 0x200000 [size 0x200000]

!! Programming the SFLASH device is done one bit at a time
!! It requires millions of physical accesses loading the CPU at 100%
!! During that process the system will be hanging for periods of 10 seconds
!! This is the time needed to program one SFLASH sector
-> Just relax and sit back...

Writing device will take about 90 seconds.....00400000 -> done
Verifying device will take about 108 seconds...00400000 -> OK
XprsMon>
```

That operation takes two arguments

- an fpga identifier **fpga#i** (where i goes from 1 to 4)
- the file name of the **.sfl** file to be loaded

The sign operation displays the file signature

```
XprsMon>sflash sign fpga#1
FPGA#1 Signature at offset 0x3f0000

+ company:IOxOS Technologies
+ board:PEV1100
+ filename:pev_101208a.sfl
+ creation:Wed Dec 10 14:22:35 2008

+ mcs_file:pev1100_sw4_101208a.mcs
+ mcs_devname:XC5VLX30T
+ mcs_devid:0x02a6e093
+ mcs_offset:0x000000
+ mcs_size:0x11dfc0
+ mcs_checksum:0x339e1638
+ mcs_creation:Wed Dec 10 14:19:02 2008

+ fsm_file:pev_init.fsm
+ fsm_offset:0x1c0000
+ fsm_size:0x000278
+ fsm_checksum:0xcc952770
+ fsm_creation:Wed Sep 17 15:43:36 2008


XprsMon>
```

3 Software Reference

3.1 Software Organization

The PEV1100 software for Linux is delivered on an Iso9660 CDROM labeled **PEV1100_x.y.z** together with an installation notice. The CDROM contains a README file and a compressed archive file labeled **PEV1100_xxyyzz.tgz** containing all delivered files including the documentation.

The **PEV1100_xxyyzz.tgz** can be extracted anywhere in the Linux file system and produce a directory tree labeled **PEV1100/** (see §2.2.1). All source code is written in C language and has been compiled with the gnu compiler (gcc version 4.2.1).



The core of the software organization is the PEV device driver (see §3.2). This is a Linux loadable module located in the *drivers/* directory of the *PEV1100/* directory tree.

A user library (see §3.5) interfacing applications with the driver is provided in the *lib/* directory.

The code has been written and tested for a 64 bit little endian machine. Data size are declared as followed:

```

8 bit signed    → char,
8 bit unsigned  → uchar, u8
16 bit signed   → short,
16 bit unsigned → ushort, u16
32 bit signed   → int,
32 bit unsigned → uint, u32
64 bit signed   → long,
64 bit unsigned → ulong, u64
  
```

3.2 PEV1100 Device Driver

The PEV1100 device driver is a Linux module acting as interface between an application and the PEV1100 interface. It relies on the PEV1100 kernel library. It implements the following functions:

```

pev_init()
pev_exit()
  
```

```

pev_probe()
pev_remove()
pev_open()
pev_release()
pev_read()
pev_write()
pev_llseek()
pev_ioctl()
pev_mmap()
pev_irq()

```

All global data used by the driver and the kernel library are stored in the **pev_dev** control structure defined in the **pevdrv.h** file.

3.2.1 Install/Remove

When the **pev** driver is installed in the kernel, the function **pev_init()** is automatically executed. That function performs the following operations:

- dynamically allocate a major device number
- scan the PCI device table to find all PLX8624 upstream ports present in the PCI tree
- register the device if at least one PLX8624 has been found.

For each PLX8624 PCI Express switch found it allocated a control structure in order to build a minor device whose number is equal to the node number selected by the rotary switch on the PEV1100 board. If it fails, it unregister the device and returns an error. Otherwise, it maps a 128 Kbytes address window in the PCI MEM space to access the PEC8624 configuration registers.

It scan again the PCI device table behind each PLX8624 in order to find the FPGA PCIe end point and the PEX8112 PCI Express to PCI bridge. If found, both devices are mapped in kernel space and the FPGA Control and Status Registers are initialized.

3.2.2 Open/Close

open() select the PEV1100 control structure according to the minor device number. Return an error of minor number doesn't match any PEV1100 node number.

close() release the PEV1100 control structure

3.3 Read/Write

read() and write() functions are not implemented in the pev driver.

3.3.1 Ioctl

The file **pevioc.h** contains all declarations and definition to be used with the **ioctl()** system call. The file **pevioc.c** implement all ioctl operations.

3.3.1.1 PEV1100 read/write operations

The **PEV_IOCTL_RDWR** command is a generic way to perform read and write access on any PEV1100 resource. The control structure has the following format:

```

struct pev_ioctl_rdwr
{
    void *buf;           /* data buffer pointer in user space */
    uint offset;         /* address offset in remote space */
    uint len;            /* data transfer size in byte */
    struct pev_rdwr_mode
    {
        char ds;         /* data size */
    }
}

```



```

char swap;          /* swap mode          */
char as;            /* address size      */
char dir;           /* transfer direction */
char crate;         /* remote crate identifier */
char am;            /* address modifier   */
char space;         /* remote space identifier */
char rsv3;
} mode;
void *k_addr;
};

```

The **buf** field is a pointer in the user's space to the data to be read or written.

The **offset** field is an address offset within the address space of the resource to be accessed. The resource is identified by the **space** fields in the **pev_rdwr_mode** data structure.

The field **len** defines the number of bytes to be transferred. For single access operations this field shall be set to zero.

The **pev_rdwr_mode** data structure holds the parameters defining the access type.

The **ds** field defines the data size to be used for each access. It can be 1 (byte), 2 (short), 4 (int) or 8 (long).

The **as** fields define the address size, It is used for VME accesses and can be 16, 24, 32, 48 or 64.

The **dir** field defines the transfer direction. It shall be 0 for a read and 1 for a write.

The **crate** field shall be set to the node number of the PEV1100 holding the targeted resource.

The **space** field shall be an identifier of the targeted resources. The following identifiers are valid:

```

RDWR_PCIE_CFG → PEV configuration register
RDWR_PCIE_IO  → PEV PCI IO window (Control and status registers)
RDWR_PCIE_PMEM → PEV Prefetchable memory window
RDWR_PCIE_MEM → PEV Non Prefetchable memory window
RDWR_CSR      → PEV Control and Status register through PCI MEM space
RDWR_PEX_MEM  → PEX8624 Non Prefetchable memory window
RDWR_ELB      → for P2020 host, provide access to ELB bus
RDWR_BADDR    → provide access to bus addresses (CPU physical addresses)
RDWR_KMEM     → Host kernel buffer

```

The **k_addr** field is used when **RDWR_KMEM** space is selected and shall hold the kernel base address of a data buffer allocated with **PEV_IOCTL_DMAC_ALLOC** (see §3.3.1.5).

3.3.1.2 PEV1100 address mapping operations

Some of the PEV1100 resources such the VME bus or the shared memory are accesses through an address translation table allowing to remap a local address to a remote address. Per example, the VME bus is seen by the CPU as a PCI memory resource. The address translation table defines the relationship between the PCI address used by the CPU and the VME cycle actually generated.

The **PEV_IOCTL_MAP_ALLOC** command allows to created an address translation window by allocating pages in the scatter/gather memory.

The **PEV_IOCTL_MAP_FREE** command allows to free previously allocated pages.

The **PEV_IOCTL_MAP_MODIFY** command allows to modify the mapping parameters of previously allocated pages.

All mapping operation are performed using the **pev_ioctl_map_pg** data structure as argument.

```

struct pev_ioctl_map_pg
{
    uint size;                      /* mapping size required by user */
};

```

```

char flag; char sg_id; ushort mode;      /* mapping mode */
ulong rem_addr;                          /* remote address to be mapped */
ulong loc_addr;                          /* local address returned by mapper */
uint offset;                             /* offset of page containing local address */
uint win_size;                           /* size actually mapped */
ulong rem_base;                          /* remote address of window actually mapped */
ulong loc_base;                          /* local address of window actually mapped */
void *usr_addr;                          /* user address pointing to local address */
ulong pci_base;                          /* pci base address of SG window */
};

```

The **rem_addr** and **size** parameters are used by the **PEV_IOCTL_MAP_ALLOC** command to define the window base address and size in bytes to be mapped in the destination space.

The **flag** parameter defines which type of mapping shall be used.

If the **MAP_FLAG_FORCE** is set, the caller tell the driver to use the field **loc_addr** as local address. If not set, the driver allocates dynamically the local address by searching for free space in its allocation table. If the requested mapping is not possible, the **offset** field is set to -1. It is mandatory that **loc_addr** and **rem_addr** field are aligned on a multiple of the mapper page size.

If the **MAP_FLAG_PRIVATE** is set, the allocated window cannot be shared with other users. This is needed if the caller intends to use the **PEV_IOCTL_MAP_MODIFY** command.

```

MAP_FLAG_FORCE    → force the driver to use loc_add provided by the caller
MAP_FLAG_PRIVATE  → allocated window cannot be shared with other users

```

The **sg_id** parameter defines which address translation table shall be used for the mapping operation. Three tables are currently implemented in the PEV1100:

```

MAP_PCIE_MEM → FGA End Point PCI MEM mapper
MAP_PCIE_PMEM → FGA End Point PCI PMEM mapper
MAP_VME_SLAVE → VME slave mapper

```

The **mode** parameter defines the addressing mode and the destination space Its value shall be the logical or of the space,

```

MAP_SPACE_PCIE → destination space is PCI tree
MAP_SPACE_VME → destination space is VME bus
MAP_SPACE_SHM → destination space is shared memory
MAP_SPACE_SHM1 → destination space is shared memory #1
MAP_SPACE_SHM2 → destination space is shared memory #2
MAP_SPACE_USR → destination space is FPGA user area
MAP_SPACE_USR1 → destination space is FPGA user area #1
MAP_SPACE_USR2 → destination space is FPGA user area #2

```

swapping policy,

```

MAP_SWAP_NO → no swapping
MAP_SWAP_AUTO → auto swapping big → little endian

```

and address mode identifiers.

```

MAP_VME_SP → VME supervisor mode
MAP_VME_A16 → VME A16 (AM = 0x29 or 0x2d)
MAP_VME_A24 → VME A24 (AM = 0x39 or 0x3d)
MAP_VME_A32 → VME A32 (AM = 0x09 or 0x0d)
MAP_VME_BLT → VME A32 (AM = 0x0b or 0x0f)
MAP_VME_MBLT → VME A32 (AM = 0x0c)
MAP_VME_IACK → VME IACK

```

The **flag** parameter holds information to allow to share address mapping among several applications.

The **loc_addr** parameter is filled by the driver after a successful allocation and contains the local address to be used to target the remote address. That address is an address offset within the mapping window and can be used as offset parameter by the PEV_IOCTL_RDWR command or by the mmap() function.

The other parameters are used internally by the driver mapping functions and should be left untouched.

3.3.1.3 PEV1100 SFLASH operations

The **PEV_IOCTL_SFLASH_ID** command returns the SFLASH hardware identifier.

The **PEV_IOCTL_SFLASH_RDSR** command returns the current value of the SFLASH status register.

The **PEV_IOCTL_SFLASH_WRSR** command overwrites the SFLASH status register.

SFLASH read/write operations are performed using the **pev_ioctl_sflash_rw** data structure as argument.

```
struct pev_ioctl_sflash_rw
{
    void *buf;
    uint offset;
    uint len;
    uint dev;
};
```

The **buf** field is a pointer in the user's space to the data to be read or written.

The **offset** field is the SFLASH offset where data have to be read or written.

The **len** field defines the number of bytes to be transferred.

The **dev** field is the SFLASH device index for boards having more than 1 device.

The **PEV_IOCTL_SFLASH_RD** command shall be used to read an SFLASH address range and copy its content in the buffer provided by the application.

The **PEV_IOCTL_SFLASH_RW** command shall be used to copy a data buffer provided by the application in the SFLASH device. SFLASH sector boundaries are automatically handled by the driver, by first reading the entire sector, updating it and writing it back. SFLASH programming is done one bit at a time, thus overloading the CPU. The system seems to be hanging when that operation is performed.

3.3.1.4 PEV1100 local timer operation

All timer operation are performed using the **pev_ioctl_timer** data structure as argument.

```
struct pev_ioctl_timer
{
    uint operation;    /* operation to perform */
    uint time;        /* tick counter (msec) */
    uint utime;       /* usec counter */
    uint mode;        /* operating mode */
};
```

The **PEV_IOCTL_TIMER_START** command starts the PEV1100 local timer. The **mode** field of the **pev_ioctl_timer** data structure is used to define in which mode the timer shall be started.

```
TIMER_1MHZ          → timer frequency 1 MHz
TIMER_5MHZ          → timer frequency 5 MHz
TIMER_25MHZ         → timer frequency 25 MHz
TIMER_100MHZ        → timer frequency 100 MHz
TIMER_BASE_1000     → timer period 1000 usec (1 msec)
```

```

TIMER_BASE_1024    → timer period 1024 usec
TIMER_SYNC_LOC     → timer synchronization local
TIMER_SYNC_USR1    → timer synchronization user signal #1
TIMER_SYNC_USR2    → timer synchronization user signal #2
TIMER_SYNC_SYSFAIL → timer synchronization VME sysfail
TIMER_SYNC_IRQ1    → timer synchronization VME IRQ#1
TIMER_SYNC_IRQ2    → timer synchronization VME IRQ#2
TIMER_SYNC_ENA     → timer synchronization enable
TIMER_OUT_SYSFAIL  → issue sync signal on VME sysfail
TIMER_OUT_IRQ1     → issue sync signal on VME IRQ#1
TIMER_OUT_IRQ2     → issue sync signal on VME IRQ#2

```

It shall be set to the bitwise OR of **TIMER_FREQ_xxx**, **TIMER_BASE_xxx**, **TIMER_SYNC_xxx** or **TIMER_OUT_xxx**.

The **PEV_IOCTL_TIMER_STOP** command stops the PEV1100 local timer

The **PEV_IOCTL_TIMER_READ** command reads the PEV1100 local timer and update the *time* and *utime* fields of the *pev_ioctl_timer* data structure with the current value of the main counter and the micro timer.

3.3.1.5 PEV1100 DMA operation

The **PEV_IOCTL_DMA_MOVE** request code allows to move data between a source and a destination space using the PEV1100 embedded DMA engines.

Data transfer operations using the DMA engines are performed using the *pev_ioctl_dma_req* data structure as argument.

```

struct pev_ioctl_dma_req
{
    ulong src_addr;
    ulong des_addr;
    uint size;
    uchar src_space; uchar src_mode; uchar des_space; uchar des_mode;
    uchar start_mode; uchar end_mode; uchar intr_mode; uchar wait_mode;
    uint dma_status;
};

```

The *src_addr* shall be initialized by the calling application with the bus address of the source buffer.

The *des_addr* shall be initialized by the calling application with the bus address of the destination buffer.

The *size* field shall be initialized by the calling application with the size of the requested transfer. For a block transfer (see *start_mode*), the size maximum is 0xff800. For a list transfer, the maximum number of element in the list is 63. Bit 31:30 of the size field are used to set the maximum packet size to be used by the DMA controller during the data transfer.

```

DMA_SIZE_MAX_BLK    → maximum block size
DMA_SIZE_MAX_LIST   → maximum list size
DMA_SIZE_PKT_128    → maximum DMA packet size 128 Bytes
DMA_SIZE_PKT_256    → maximum DMA packet size 256 Bytes
DMA_SIZE_PKT_512    → maximum DMA packet size 512 Bytes
DMA_SIZE_PKT_1k     → maximum DMA packet size 1 KBytes

```

The *src_space* and *des_space* shall be initialized by the calling application with the source and destination spaces. The following values are accepted:

```

DMA_SPACE_PCIE      → PCI Express
DMA_SPACE_SHM       → shared memory
DMA_SPACE_VME | DMA_VME_A16 → VME single transfer A16
DMA_SPACE_VME | DMA_VME_A24 → VME single transfer A24
DMA_SPACE_VME | DMA_VME_A32 → VME single transfer A32

```

DMA_SPACE_VME	DMA_VME_SGL	→ VME single transfer A32
DMA_SPACE_VME	DMA_VME_BLT	→ VME block transfer A32
DMA_SPACE_VME	DMA_VME_MBLT	→ VME MBLT
DMA_SPACE_VME	DMA_VME_2eVME	→ VME 2eVME
DMA_SPACE_VME	DMA_VME_2eFAST	→ VME 2eFAST
DMA_SPACE_VME	DMA_VME_2e160	→ VME 2eSST160
DMA_SPACE_VME	DMA_VME_2e233	→ VME 2eSST233
DMA_SPACE_VME	DMA_VME_2e320	→ VME 2eSST320

The **src_mode** and **des_mode** shall be used by the application to pass to the driver additional parameters associated to the source and destination spaces. For **DMA_PCIE_SPACE**, these fields allows to specify the traffic class and the number of outstanding read request:

DMA_PCIE_TC0	→ Traffic Class 0
DMA_PCIE_TC1	→ Traffic Class 1
DMA_PCIE_TC2	→ Traffic Class 2
DMA_PCIE_TC3	→ Traffic Class 3
DMA_PCIE_TC4	→ Traffic Class 4
DMA_PCIE_TC5	→ Traffic Class 5
DMA_PCIE_TC6	→ Traffic Class 6
DMA_PCIE_TC7	→ Traffic Class 7
DMA_PCIE_RR1	→ 1 outstanding read request
DMA_PCIE_RR2	→ 2 outstanding read request
DMA_PCIE_RR3	→ 3 outstanding read request

The **start_mode** shall be set by the application to define the mode to be used for the data transfer. The following modes are supported:

DMA_START_BLOCK	→ move one block from src to des
DMA_START_LIST_RD	→ move a list of buffer pointed by src_addr to a destination buffer
DMA_START_CTLR_0	→ use DMA controller #0 to move data
DMA_START_CTLR_1	→ use DMA controller #1 to move data

If **DMA_START_LIST_RD** is selected, the **src_addr** parameter is expected to point on a list of **pev_ioctl_dma_list** data structure holding the transfer parameters:

```
struct pev_ioctl_dma_list
{
    ulong addr;
    uint size;
    uint mode;
};
```

In this case, the **size** parameter of the **pev_ioctl_dma_req** data structure shall be interpreted as the number of element in the transfer list (maximum 63). The exact meaning of the fields in the **pev_ioctl_dma_list** data structure depend on the value of the **src_space** parameter. For **DMA_VME_SPACE**, **addr** shall be the VME address, **size** the buffer size in byte and **mode**, the VME transfer mode (Address Modifier).

The **end_mode** shall be initialized to 0 by the calling application (reserved for future use)

The **intr_mode** shall be set to **DMA_INTR_ENA** if DMA interrupts must be enabled, else it shall be set to 0.

The **wait_mode** shall be set to **DMA_WAIT_INTR** if the system call must return when the DMA engine has stopped (at the end of transfer or in case of error). If set to 0, the driver return to the application after having started the DMA. Bit 8:1 of this field are used to encode a timeout value in msec:

$$\text{timeout} = ((\text{wait_mode} \& 0xf0) >> 4) * (10 \wedge ((\text{wait_mode} \& 0xe) >> 1) - 1)$$

Bit 3:1 encode a decimal scale in msec and bit 7:4 the number of timeout units.

If the timeout value is 0 (bit 7:4 set to 0), the **ioctl()** call waits forever until the DMA controller generates an interrupt.

DMA_WAIT_INTR	→ wait
DMA_WAIT_1MS	→ set 1 msec scale
DMA_WAIT_10MS	→ set 10 msec scale
DMA_WAIT_100MS	→ set 100 msec scale
DMA_WAIT_1S	→ set 1 sec scale
DMA_WAIT_10S	→ set 10 sec scale
DMA_WAIT_100S	→ set 100 sec scale

The ***dma_status*** field is updated by the driver before returning to the application. Bit 15:0 encodes the DMA current state (bit field). If a DMA interrupt has been detected, bit 31:16 holds the interrupt source identifier.

DMA_STATUS_RUN_RD0	→ this bit is set when DMA read engine #0 is started
DMA_STATUS_RUN_RD1	→ this bit is set when DMA read engine #1 is started
DMA_STATUS_RUN_WR0	→ this bit is set when DMA write engine #0 is started
DMA_STATUS_RUN_WR1	→ this bit is set when DMA write engine #1 is started
DMA_STATUS_DONE	→ this bit is set when the DMA interrupt handler is executed
DMA_STATUS_WAITING	→ this bit is set when the driver start waiting
DMA_STATUS_ENDED	→ this bit is set when the driver finish waiting
DMA_STATUS_TMO	→ this bit is set if a timeout has been detected while waiting

The **PEV_IOCTL_BUF_ALLOC** request code allocates a data buffer in kernel space suitable for DMA access. It takes a ***pev_ioctl_buf*** data structure as argument.

```
struct pev_ioctl_buf
{
    int kmem_fd;
    uint size;
    void *b_addr;
    void *u_addr;
    void *k_addr;
};
```

The ***size*** field shall be initialized by the calling application with the size in byte of the requested buffer.

The driver updates the ***b_addr*** and ***k_addr*** fields with the bus and kernel addresses of the buffer actually allocated.

The bus address is the address used by the DMA engines to access the buffer.

The kernel address is used by the CPU while executing in kernel mode to access the buffer. That address shall be given in the ***pev_ioctl_rdrw*** data structure when using PEV_IOCTL_RDWR command to perform read/write access to that buffer.

The fields ***kmem_fd*** and ***u_addr*** are not used by the kernel but are provided to allow the application to perform a subsequent call to the mmap() function of the /dev/kmem device in order to map the buffer in user's space.

3.3.1.6 I2C

The PEV interface integrates an I2C controller to access I2C devices implemented on the board (PCIe switch, thermometers,...) or on carriers such XMC and FMC. The **pev_ioctl_i2c** data structure is used to exchange parameters and data between an application and the PEV device driver:

```
struct pev_ioctl_i2c
{
    uint device;
    uint cmd;
    uint data;
    uint status;
};
```

The I2C controller implement 4 hardware registers

- device register → select the target bus and address, access speed, data width, operation,..
- command register → command to be send to the device
- data read register → data received from the device
- data write register → data to be sent to the device

The **PEV_IOCTL_I2C_DEV_CMD** performs a command operation to the device identified in the **device** field. The command to be performed shall be loaded in the **cmd** field.

The **PEV_IOCTL_I2C_DEV_RD** performs a read operation to the device identified in the **device** field. The I2C register index shall be loaded in the **cmd** field. The data returned is loaded in the **data** field.

The **PEV_IOCTL_I2C_DEV_WR** performs a write operation to the device identified in the **device** field. The I2C register index shall be loaded in the **cmd** field. The data to be written shall be loaded in the **data** field.

At the end of each operation, the status field is updated with the current value of the device register. Bit 20:21 of this register encode the current state of the I2C controller.

I2C_CTL_ERR	→ this bit is cleared when I2c is started and set if ended with error
I2C_CTL_DONE	→ this bit is cleared when I2C is started and set when done.

3.3.1.7 FIFO

The PEV interface integrates 4 message passing FIFO for synchronization. FIFO operation are performed using the **pev_ioctl_fifo** data structure as argument.

```
struct pev_ioctl_fifo
{
    uint idx;    /* FIFO index      */
    uint sts;    /* FIFO status   */
    uint *data;  /* data pointer  */
    uint cnt;    /* FIFO word count */
    uint tmo;    /* timeout in msec */
};
```

The **PEV_IOCTL_FIFO_INIT** initialize and enable the 4 FIFOs. It does not take argument.

The **PEV_IOCTL_FIFO_STATUS** command shall be used to retrieve the current status of the FIFO referred by the **idx** field (from 0 to 3) of the **pev_ioctl_fifo** data structure. After the call, the 32 bit **sts** field is updated with the current status of the FIFO:

- bit 0:7 → word count
- bit 8:15 → write index
- bit 16:13 → read index
- bit 24 → FIFO not empty
- bit 25 → FIFO full
- bit 31 → enable

The **PEV_IOCTL_FIFO_CLEAR** command shall be used to reset the FIFO referred by the **idx** field (from 0 to 3) of the **pev_ioctl_fifo** data structure.

The **PEV_IOCTL_FIFO_READ** command shall be used to read data from the FIFO referred by the **idx** field (from 0 to 3) of the **pev_ioctl_fifo** data structure. The data are copied in the buffer pointed by the **data** field. The **cnt** field defines the number of word to be read. If the number of word in the FIFO is less then **cnt**, all words are copied in the data buffer and the **ioctl()** call returns the number of word actually read. After the FIFO readout, the **sts** and **cnt** fields are updated.

The **PEV_IOCTL_FIFO_WRITE** command shall be used to write data to the FIFO referred by the **idx** field (from 0 to 3) of the **pev_ioctl_fifo** data structure. The data are taken from the buffer pointed by the **data** field. The **cnt** field defines the number of word to write. If the number of word available in the FIFO is less then

cnt, then words are copied until FIFO is full and the `ioctl()` call returns the number of word actually written in the FIFO. After the FIFO write, the **sts** and **cnt** fields are updated.

The **PEV_IOCTL_FIFO_WAIT_EF** command shall be used wait until the FIFO referred by the **idx** field (from 0 to 3) of the `pev_ioctl_fifo` data structure becomes not empty. A maximum wait time (in msec) can be given by the **tmo** field. If **tmo** is 0, the `ioctl()` call does not return until the FIFO contains at least one word. Before returning, the **sts** field is updated.

3.3.1.8 EVENT QUEUE

The PEV interface manages up to 64 interrupt sources handled by 4 interrupt controllers. These interrupts can be associated to “events” stored in an “event queue”.

A user application can create dynamically an event queue to gather events it needs to manage. When a queue is created, the driver fills a `pev_ioctl_evt` data structure provided by the application. All data exchange between the application and the PEV device driver is done through that data structure. Each `ioctl` call takes a pointer to that data structure as argument.

```
struct pev_ioctl_evt
{
    void evt_queue;    /* event queue handle */
    int src_id;        /* */
    int vec_id;        /* */
    int evt_cnt;       /* */
    int sig;           /* */
    int wait;          /* */
};
```

The **PEV_IOCTL_EVT_ALLOC** command creates an event queue. It takes a pointer to an empty `pev_ioctl_evt` data structure as argument. When the `ioctl` system call returns, the field **evt_queue** contains an handle to the event queue. That handle will be the event queue reference for all subsequent `ioctl` calls.

An event queue can be associated to a Linux signal (usually `SIGUSR` or `SIGUSR2`). Each time the event queue becomes non-empty, the signal is sent to the task. When creating the queue, the field **sig** of the `pev_ioctl_evt` data structure shall be initialize with the signal number to be used. If it is set to 0, no signal mechanism is used. This mechanism is implemented to allow a task to use the `sig_action` system call to wake up a event handled every time an event is loaded in the queue.

Before exiting, the user application shall give back the queue to the driver using the **PEV_IOCTL_EVT_FREE** command.

When a queue has been creation, events can be registered to be stored in that queue using the **PEV_IOCTL_EVT_REGISTER** command. The field **src_id** shall be set to defined the interrupt source associated to the event the application needs to handle. If a interrupt source is register in one queue, it cannot be registered in another queue.

Event can be unregistered from the queue using the **PEV_IOCTL_EVT_UNREGISTER** command.

When a set of events have been registered in a queue, the queue should be “enabled” in order to start accepting registered events. This is done using the **PEV_IOCTL_EVT_ENABLE** command. As soon this command has been executed, when a registered event is generated, its source and vector identifier are stored in the queue.

When an interrupt has been detected and the corresponding event stored in the queue, the interrupt source stay masked until unmasked by the application using **PEV_IOCTL_EVT_UNMASK** command. After enabling, all registered events are unmasked by default.

At any time the application can mask an interrupt source using the **PEV_IOCTL_EVT_MASK** command. This can be done before enabling the queue if the application does not want to handle immediately some of the registered events.

The **PEV_IOCTL_EVT_CLEAR** allows to mask and clear any pending interrupt source. The interrupt scanning is then restarted. This allow to unlock the interrupt controller in case of problem.

The application can suspend event handling at any time using the **PEV_IOCTL_EVT_DISABLE** command.

The application can remove the “oldest” event from the queue using the **PEV_IOCTL_EVT_READ** command. If the queue is non empty, the **src_id** and **vec_id** fields of the **pev_ioctl_evt** data structure are update with the source and vector identifier of the event. The **evt_cnt** contains the number of event left in the queue after the current one has been removed. If the queue is empty, the **wait** field defines if the system call shall wait until an event or a timeout occurs. It shall contain a timeout value in msec. If the wait is equal to 0, the call returns immediately. If it is equal to -1 it waits forever until an event occurs. Otherwise if wait for a maximum time defined by the timeout value. If no event is present in the queue, **src_id** is set to 0.

3.3.2 Mmap

The mmap function allows to map the PEV1100 PCI MEM and PMEM address space in the application space.

3.3.3 Interrupt handling

The PEV1100 uses PCI Express Message Signaled Interrupts (MSI) to notify the host of the occurrence of asynchronous events.

3.4 PEV1100 Kernel Library

The PEV1100 kernel library implements a set of low levels functions used to handle the PEV1100. That library is part of the PEV1100 linux module. Each function takes as first argument a pointer to the **pev_dev** data structure.

```
void pev_irq_register(struct pev_dev *, int, void (*)( struct pev_dev*, int, void *),
void *);
int pev_rdwr(struct pev_dev *, struct pev_ioctl_rdwr *);
void pev_sflash_id(struct pev_dev *, unsigned char *, uint);
unsigned short pev_sflash_rdsr(struct pev_dev *, uint);
void pev_sflash_wrsr(struct pev_dev *, unsigned short, uint);
int pev_sflash_read(struct pev_dev *, struct pev_ioctl_sflash_rw *);
int pev_sflash_write(struct pev_dev *, struct pev_ioctl_sflash_rw *);
int pev_fpga_load(struct pev_dev *, struct pev_ioctl_sflash_rw *);
int pev_idt_eeeprom_read(struct pev_dev *, struct pev_ioctl_rdwr *);
int pev_idt_eeeprom_write(struct pev_dev *, struct pev_ioctl_rdwr *);
int pev_map_init(struct pev_dev *, struct pev_ioctl_map_ctl *);
int pev_map_alloc(struct pev_dev *, struct pev_ioctl_map_pg *);
int pev_map_free(struct pev_dev *, struct pev_ioctl_map_pg *);
int pev_map_modify(struct pev_dev *, struct pev_ioctl_map_pg *);
int pev_map_find(struct pev_dev *, struct pev_ioctl_map_pg *);
int pev_map_read(struct pev_dev *, struct pev_ioctl_map_ctl *);
int pev_map_clear(struct pev_dev *, struct pev_ioctl_map_ctl *);
int pev_map_set_sg(struct pev_dev *, struct pev_ioctl_map_ctl *, uint);
int pev_map_clear_sg(struct pev_dev *, struct pev_ioctl_map_ctl *, uint);
void pev_sg_master_32_set(struct pev_dev *, uint, ulong, uint);
void pev_sg_master_64_set(struct pev_dev *, uint, ulong, uint);
void pev_sg_slave_vme_set(struct pev_dev *, uint, ulong, uint);
void pev_i2c_dev_cmd(struct pev_dev *, struct pev_ioctl_i2c *);
void pev_i2c_dev_read(struct pev_dev *, struct pev_ioctl_i2c *);
void pev_i2c_dev_write(struct pev_dev *, struct pev_ioctl_i2c *);
void pev_i2c_pex_read(struct pev_dev *, struct pev_ioctl_i2c *);
void pev_i2c_pex_write(struct pev_dev *, struct pev_ioctl_i2c *);
void pev_vme_conf_read(struct pev_dev *, struct pev_ioctl_vme_conf *);
void pev_vme_conf_write(struct pev_dev *, struct pev_ioctl_vme_conf *);
uint pev_vme_crcsr(struct pev_dev *, struct pev_ioctl_vme_crcsr *);
uint pev_vme_crcsr(struct pev_dev *, struct pev_ioctl_vme_crcsr *);
uint pev_vme_rmw( struct pev_dev *, struct pev_ioctl_vme_rmw *);
uint pev_vme_lock( struct pev_dev *, struct pev_ioctl_vme_lock *);
uint pev_vme_unlock( struct pev_dev *);
uint pev_vme_slv_init( struct pev_dev *);
```

```
void pev_vme_irq( struct pev_dev *, int, void *);
uint pev_vme_irq_alloc( struct pev_dev *, struct pev_ioctl_vme_irq *);
uint pev_vme_irq_arm( struct pev_dev *, struct pev_ioctl_vme_irq *);
uint pev_vme_irq_wait( struct pev_dev *, struct pev_ioctl_vme_irq *);
uint pev_vme_irq_clear( struct pev_dev *, struct pev_ioctl_vme_irq *);
void pev_vme_irq_init( struct pev_dev *);
void pev_timer_irq( struct pev_dev *, int, void *);
void pev_timer_init( struct pev_dev *);
void pev_timer_read( struct pev_dev *, struct pev_ioctl_timer *);
int pev_timer_start( struct pev_dev *, struct pev_ioctl_timer *);
void pev_timer_restart( struct pev_dev *);
void pev_timer_stop( struct pev_dev *);
void pev_timer_irq_ena( struct pev_dev *);
void pev_timer_irq_dis( struct pev_dev *);
void pev_fifo_irq(struct pev_dev *, int, void *);
void pev_fifo_init(struct pev_dev *);
void pev_fifo_status( struct pev_dev *, struct pev_ioctl_fifo *);
void pev_fifo_clear( struct pev_dev *, struct pev_ioctl_fifo *);
int pev_fifo_wait_ef( struct pev_dev *, struct pev_ioctl_fifo *);
int pev_fifo_wait_ff( struct pev_dev *, struct pev_ioctl_fifo *);
int pev_fifo_read( struct pev_dev *, struct pev_ioctl_fifo *);
int pev_fifo_write( struct pev_dev *, struct pev_ioctl_fifo *);
void pev_dma_irq( struct pev_dev *, int, void *);
void pev_dma_init( struct pev_dev *);
void pev_dma_exit( struct pev_dev *);
int pev_dma_move( struct pev_dev *, struct pev_ioctl_dma_req *);
int pev_dma_status( struct pev_dev *, struct pev_ioctl_dma_sts *);
```

3.5 PEV1100 User's Library

The user library interfaces applications with the PEV device driver. It expects the device */dev/pevX* (where X is the crate number) to be existing with read/write access for the user executing the application linked to the library. Compatibility with previous release of the library (single crate version) is obtained by setting the crate number to 0.

A multicrate interface is also provided in which function takes the crate number as first parameter and are labeled *pevx_xxx_yyy(crate, ...)*. When the multicrate version of the function is invoked, it checks if the initialization function for that crate has been called and returns an error if not.

Basically the library functions re-package user's parameters in a data structure ready to be passed to the driver *ioctl()* functions. If not otherwise stated, library functions returns the value returned by the corresponding *ioctl()* call.

3.5.1 Initialization

To be allowed to call functions defined in *pevulib.a*, the application shall first call an initialization function performing the open of the driver and initializing the library private data structure.

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

struct pev_node
*pev_init( int crate)
or
*pevx_init( int crate)
```

Description

That function must be called by the application before invoking any other function belonging to the PEV1100 user's library. Among other things, it performs an open of the */dev/pevX* (where X is the crate number) device and return the file descriptor in the *pev_node* data structure. This file descriptor can be used by the application for direct call to the pev device driver functions. When installing the driver, the script **load** in the modules directory creates automatically the */dev/pevX* (X going from 0 to 15) device nodes. Compatibility with older version of that library is obtained by choosing 0 as crate number.

Parameters

crate crate number as set by the rotary switch located on the PEV1100

Return

pev pointer to a pev_node data structure
 pev->fd pev file descriptor (returned by the open call)
 NULL Cannot open PEV1100 device driver

In multicrate configuration, the *pev_init(crate)* or *pevx_init(crate)* function shall be called for each crate to be accessed. If the single crate version of the library is used, the function *pev_set_crate(crate)* shall be called to make sure subsequent function calls will be targeted to the PEV1100 having *crate* as node number.

Prototype

```
struct pev_node
*pev_set_crate( int crate)
```

Description

Set the default node number used by library function calls to **crate**.

Parameters

crate crate number as set by the rotary switch located on the PEV1100

Return

pointer to the pev_node data structure if pev_init() has been successfully called previously.
NULL in case of error (non initialized node).

3.5.2 Register access

A set of functions allows applications to perform read and write access on the PEV1100 control and status registers mapped in the PCI IO space.

3.5.2.1 CSR Read

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_csr_rd( int idx)
or
pevx_csr_rd( int crate, int idx)
```

Description

Perform a 32 bit read cycle in the PEV PCI IO space in order to return the current value of the control and status register whose offset is equal to bit 0:12 of the idx parameter.

If bit 31 of the idx parameter is set, the PCI MEM space window, if available, is used to access de register. This is useful when the PCI IO window is configured in short addressing mode and not all registers are directly accessible through that window.

Parameters

idx register index (address offset in PCI IO window)

Return

register current value

3.5.2.2 CSR Write

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_csr_wr( int idx,
            int data);
or
pevx_csr_wr( int crate
             int idx,
             int data);

```

Description

Perform a 32 bit write cycle in the PEV1100 PCI IO space in order to set the current value of the control and status register whose offset is equal to the **idx** parameter.

If bit 31 of the **idx** parameter is set, the PCI MEM space window, if available, is used to access de register. This is useful when the PCI IO window is configured in short addressing mode and not all registers are directly accessible through that window.

Parameters

idx register index (address offset in PCI IO window)
data 32 bit value to write in register

Return

None

3.5.2.3 CSR Set

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_csr_set( int idx,
             int data);
or
pevx_csr_set( int crate,
              int idx,
              int data);

```

Description

Perform a 32 bit read cycle followed by a 32 bit write cycle in the PEV1100 PCI IO space in order to set the value of the control and status register whose offset is equal to the **idx** parameter. The value written in the register is the bitwise OR between the result of the read cycle and the **data** parameter. This is equivalent to perform the following operation:
`pev_csr_wr(idx, data | pev_csr_rd(idx))`.

That function is useful to reset status bit in registers where they have to be overwritten to be cleared.

If bit 31 of the **idx** parameter is set, the PCI MEM space window, if available, is used to access de register. This is useful when the PCI IO window is configured in short addressing mode and not all registers are

directly accessible through that window.

Parameters

idx register index (address offset in PCI IO window)
data bit field (32 bit) holding the bit to be set in the register

Return

none

3.5.3 Generic read/write

The generic read/write function allows to move data between the application address space and the physical resources located on the PEV1100.

Prototype

```
#include <pevulib.h>
#include <pevxulib.h>
or
#include <pevioctl.h>

int
pev_rdwr( struct pev_ioctl_rdwr *rdwr_p)
or
pevx_rdwr( struct pev_ioctl_rdwr *rdwr_p)
```

Description

That function allows to move data between a buffer allocated in the application space and a PEV1100 physical resource. Basically it performs an **ioctl()** call with the **PEV_IOCTL_RDWR** request code (see §3.3.1.1). The argument shall be a pointer to an **pev_ioctl_rdwr** data structure initialized with the transfer parameters.

Parameters

rdwr_p pointer to a **pev_ioctl_rdwr** data structure initialized with the transfer parameters.

rdwr_p->buf pointer to the data buffer in user's space

rdwr_p->offset offset in the PEV1100 resource address space

rdwr_p->len size in byte of the data transfer

rdwr_p->mode.ds data size

RDWR_BYTE → 8 bit access (byte)

RDWR_SHORT → 16 bit access (short)

RDWR_INT → 32 bit access (int)

RDWR_LONG → 64 bit access (long)

rdwr_p->mode.swap swapping mode

RDWR_NOSWAP → no swapping

RDWR_SWAP → swapping

rdwr_p->mode.dir transfer direction

RDWR_READ → from PEV1100 to local memory (read)

RDWR_WRITE → from PEV1100 to local memory (write)

```

rdwr_p->mode.space    PEV1100 address space

    RDWR_PCIE_CFG    → FPGA End point PCI configuration space
    RDWR_PCIE_IO     → FPGA End point PCI IO window (BAR#4)
    RDWR_PCIE_MEM    → FPGA End point PCI MEM window (BAR#2)
    RDWR_PCIE_PMEM   → FPGA End point PCI PMEM window (BAR#0)
    RDWR_CSR         → FPGA End point PCI CSR window (BAR#3)
    RDWR_PEX_MEM     → PEX8624 PCI MEM window (BAR#2)
    RDWR_KMEM        → HOST kernel space (DMA buffer)

rdwr_p->k_addr         Kernel address of DMA buffer (if RDWR_KMEM)

```

Return

```

0          Data transfer successful
< 0       See ioctl() error codes

```

3.5.4 PEV1100 Resource Mapping

Basically the PEV1100 acts as a bridge between the following address space

- PCI tree
- VME bus
- Shared Memory
- FPGA user's area

Going from one space to another implies the initialization of address translation tables in order to map source addresses to destination addresses. A set of functions allows application to dynamically create, modify, and destroy these address translation windows.

The PEV1100 hardware offers three address translation tables. The first two allows the local host to perform data cycles from the PCI MEM and PMEM spaces targeted to the VME bus, shared memory and FPGA user's space. The third one allows a VME master to perform data cycle from the VME bus (through the PEV1100 A32 slave port) targeted to the PCI tree, shared memory and FPGA user's area. Each table can contain multiple translation windows. The address allocator in the pev device driver uses a search algorithm designed to maximize the number of windows one can create and allows to share the same window among different applications.

3.5.4.1 Allocating a new address translation window

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_map_alloc( struct pev_ioctl_map_pg *map_p)
or
pevx_map_alloc( int crate, struct pev_ioctl_map_pg *map_p)

```

Description

That function allows to create an address window in a local space pointing to a remote area in a destination space specified in the *mode* field of the

mapping data structure given as parameter.

Parameters

map_p pointer to a **pev_ioctl_map_pg** data structure initialized with the mapping parameters.

map_p->rem_addr base address of remote area to be mapped

map_p->size Size (in bytes) of remote area to be mapped

map_p->sg_id Identifier of mapping table to be used

MAP_MASTER_32 → mapper for PCI MEM window in FPGA End Point

MAP_MASTER_64 → mapper for PCI PMEM window in FPGA End Point

MAP_SLAVE_VME → mapper for VME slave A32 window

map_p->mode Mapping mode (16 bit)

MAP_SPACE_PCIE → PCI Express tree is the destination space

MAP_SPACE_VME → VME bus is the destination space

MAP_SPACE_SHM → Shared Memory is the destination space

MAP_SPACE_SHM1 → Shared Memory #1 is the destination space

MAP_SPACE_SHM2 → Shared Memory #2 is the destination space

MAP_SPACE_USR → FPGA user space is the destination

MAP_SPACE_USR1 → FPGA user space #1 is the destination

MAP_SPACE_USR2 → FPGA user space #2 is the destination

MAP_ENABLE → Enable address translation

MAP_ENABLE_WR → Enable write accesses

MAP_VME_USR → if VME space perform user access

MAP_VME_SP → if VME space perform supervisor access

MAP_VME_CR → if VME space perform CR/CSR cycles

MAP_VME_A16 → if VME space perform A16 address cycles

MAP_VME_A24 → if VME space perform A24 address cycles

MAP_VME_A32 → if VME space perform A32 address cycles

MAP_VME_BLT → if VME space perform BLT address cycles

MAP_VME_MBLT → if VME space perform MBLT address cycles

MAP_VME_2eSST → if VME space perform A16 address cycles

Return

0 Mapping successful
pev_ioctl_map_pg data structure has been updated with the mapping parameters.

map_p->loc_addr Address offset in local space mapping *rem_addr*

map_p->offset Page offset in translation table used to create the address mapping

map_p->win_size Actual window size (in bytes) allocated for the mapping

map_p->rem_base Remote address of window base

map_p->loc_base Local address of window base

-1 Mapping not successful

3.5.4.2 Freeing a previously allocated address translation window

Prototype


```

#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_map_free( struct pev_ioctl_map_pg *map_p)
or
pevx_map_free( int crate, struct pev_ioctl_map_pg *map_p)

```

Description

That function free a mapping window previously allocated by a call to **pev_map_alloc()**. The field *sg_id* and *offset* of the **pev_ioctl_map_pg** data structure are used by the pev driver to identify the window to be freed.

Parameters

<i>map_p</i>	pointer to a pev_ioctl_map_pg data structure initialized with the mapping parameters.
<i>map_p->offset</i>	Offset (as returned by pev_map_alloc()) of mapping window to be freed
<i>map_p->sg_id</i>	Identifier of mapping table to be used

Return

0	Mapping window successfully freed
-1	Invalid mapping window parameters

3.5.4.3 Modifying a previously allocated address translation window**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_map_modify( struct pev_ioctl_map_pg *map_p)
or
pevx_map_modify( int crate, struct pev_ioctl_map_pg *map_p)

```

Description

That function modifies a mapping window previously allocated by a call to **pev_map_alloc()**. The field *sg_id* and *offset* of the **pev_ioctl_map_pg** data structure are used by the pev driver to identify the window to be modified.

Parameters

<i>map_p</i>	pointer to a pev_ioctl_map_pg data structure initialized with the mapping parameters.
--------------	--

<code>map_p->offset</code>	Offset (as returned by <code>pev_map_alloc()</code>) of mapping window to be modified
<code>map_p->sg_id</code>	Identifier of mapping table to be modified
<code>map_p->rem_addr</code>	Parameters to be modified (see <code>pev_map_alloc()</code>).
<code>map_p->size</code>	Beware that the rem addr and size must be compatible
<code>map_p->mode</code>	with the window size previously allocated.

Return

<code>0</code>	Mapping window successfully freed
<code>-1</code>	Invalid mapping window parameters

3.5.4.4 Getting a list of all allocated address translation windows**Prototype**

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

int
pev_map_read( struct pev_ioctl_map_ctl *ctl_p)
or
pevx_map_read( int crate, struct pev_ioctl_map_ctl *ctl_p)
```

Description

That function updates the `pev_ioctl_map_ctl` data structure with the control parameters of the translation table identified by the `sg_id` field.

Parameters

<code>ctl_p</code>	pointer to a <code>pev_ioctl_map_ctl</code> data structure.
<code>ctl_p->sg_id</code>	Identifier of mapping table
<code>ctl_p->map</code>	Pointer to a <code>pev_map_blk[]</code> data structure big enough to hold a full image of the address translation table. The size of that table shall be equal to <code>ctl_p->pg_num * ctl_p->pg_size</code> . If that pointer is set to NULL, only control fields in the <code>pev_ioctl_map_ctl</code> data structure are updated.

Return

<code>0</code>	<code>pev_ioctl_map_pg</code> data structure pointed by <code>ctl_p</code> parameter has been updated with the table control parameters.
<code>ctl_p->pg_num</code>	Number of pages in the address translation table
<code>ctl_p->pg_size</code>	Page size
<code>ctl_p->loc_addr</code>	Local address of the first address translation window in the table.

-1	If table identifier is invalid
----	--------------------------------

3.5.4.5 Clearing all allocated address translation windows

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

int
pev_map_clear( struct pev_ioctl_map_ctl *ctl_p);
or
pevx_map_clear( int crate, struct pev_ioctl_map_ctl *ctl_p);
```

Description

That function clears all mapping window previously allocated by a call to **pev_map_alloc()**. The field *sg_id* is used by the pev driver to identify the table to be cleared.

Parameters

ctl_p pointer to a **pev_ioctl_map_ctl**.
ctl_p->sg_id Identifier of mapping table

Return

0 If successful
-1 If table identifier unknown

3.5.4.6 Mapping an allocated address translation window in user's space

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
*pev_mmap( struct pev_ioctl_map_pg *map_p)
or
*pevx_mmap( int crate, struct pev_ioctl_map_pg *map_p)
```

Description

That function maps in user's space an address translation window previously allocated by a call to **pev_map_alloc()**. The **mmap()** sytem call is performed with *map_p->rem_addr* as *offset* parameter and *map_p->size* as *length*

parameter. The *prot* and *flags* parameter are set to **PROT_READ|PROT_WRITE** and **MAP_SHARED**.

Parameters

map_p pointer to a **pev_ioctl_map_pg** data structure initialized with the mapping parameters.

map_p->sg_id Identifier of mapping table to be modified

map_p->loc_addr Passed as offset parameter to **mmap()**

map_p->size Passed as length parameter to **mmap()**

Return

addr Address returned by **mmap()** system call (see Linux man pages)

3.5.5 DMA operations

Buffer suitable for DMA access shall be allocated using special kernel function to make sure they are locked in memory and visible from the PCI Express. This operation is done by the device driver using the **PEV_IOCTL_BUF_ALLOC** ioctl() command.

Once a buffer has been allocated, its kernel address can be used to map it in user's space using the **/dev/kmem** device. That operation can only be done in superuser mode.

3.5.5.1 Allocating a buffer in system memory suitable for DMA

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

int
pev_buf_alloc( struct pev_ioctl_buf *buf_p)
or
pevx_buf_alloc( int crate, struct pev_ioctl_buf *buf_p)
```

Description

That function updates the **pev_ioctl_buf** data structure with the parameters of the buffer allocated by the kernel in system memory.

Parameters

buf_p pointer to a **pev_ioctl_buf** data structure.

buf_p->size Size of the buffer to be allocated

Return

0 **pev_ioctl_buf** data structure pointed by *buf_p* parameter has been updated with the buffer parameters.

buf_p->k_addr Buffer kernel address (suitable for subsequent call to **mmap()** function using **/dev/kmem** device)

	<i>buf_p->b_addr</i>	Buffer bus address (suitable for DMA parameters)
-1		Buffer was not allocated

3.5.5.2 Freeing an allocated buffer

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_buf_free( struct pev_ioctl_buf *buf_p)
or
pevx_buf_free( int crate, struct pev_ioctl_buf *buf_p)
```

Description

That function free a buffer previously allocated by a call to **pev_buf_alloc()**.

Parameters

<i>buf_p</i>	pointer to a pev_ioctl_buf data structure initialized with the buffer parameters.
<i>buf_p->k_addr</i>	Kernel address (as returned by pev_buf_alloc()) of the buffer to be freed
<i>buf_p->b_addr</i>	Bus address (as returned by pev_buf_alloc()) of the buffer to be freed
<i>buf_p->size</i>	Size (as returned by pev_buf_alloc()) of the buffer to be freed

Return

0	Buffer successfully freed
-1	Invalid buffer parameters

3.5.5.3 Performing a DMA transfer

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_dma_move( struct pev_ioctl_dma_req *req_p)
```

or

```
pevx_dma_move( int crate, struct pev_ioctl_dma_req *req_p)
```

Description

This is the generic function to perform DMA transfers. Transfer parameters shall be loaded in the **pev_ioctl_dma_req** data structure. Data transfer is performed between two different spaces and address parameters are address offset within the specified space. The central element of the DMA mechanism is the shared memory (SHM) associated to the FPGA. The two DMA engines allows to transfer data to and from that memory. This means that if the source or destination space is not the shared memory, the two DMA engines have to work synchronously, using a temporary storage buffer build in shared memory. In this case two mode are available, "BLOCK" and "PIPE". In BLOCK mode the two transfers source→SHM and SHM→destination occur sequentially. In PIPE mode they occur concurrently in order to achieve a better transfer rate. When performing data transfer on busses such VME or PCIe, blocks are divided in packets whose size depend on the characteristics of the bus or the target device. The maximum packet size to be used by the DMA engine shall be defined in the size parameters. By default it is 128 bytes

Parameters

req_p pointer to a **pev_ioctl_dma_req** data structure initialized with the transfer parameters.

req_p->des_addr DMA transfer destination address

req_p->des_space DMA transfer destination space

DMA_SPACE_PCIE → PCI Express

DMA_SPACE_VME → VME bus

DMA_SPACE_SHM → shared memory

DMA_SPACE_WS → 16 bit byte swapping (OR with **DMA_SPACE_XXX**)

DMA_SPACE_DS → 32 bit byte swapping (OR with **DMA_SPACE_XXX**)

DMA_SPACE_QS → 64 bit byte swapping (OR with **DMA_SPACE_XXX**)

DMA_VME_A16 → VME A32 single transfer

DMA_VME_A24 → VME A32 single transfer

DMA_VME_A32 → VME A32 single transfer

DMA_VME_BLT → VME block transfer

DMA_VME_MBLT → VME MBLT

DMA_VME_2eVME → VME 2eVME

DMA_VME_2eFAST → VME 2eVME fast

DMA_VME_2e160 → VME 2eSST 160 MBytes/sec

DMA_VME_2e233 → VME 2eSST 233 MBytes/sec

DMA_VME_2e320 → VME 2eSST 320 MBytes/sec

req_p->des_mode DMA transfer destination mode

DMA_PCIE_TC0 → PCI Express Traffic Class 0

DMA_PCIE_TC1 → PCI Express Traffic Class 1

DMA_PCIE_TC2 → PCI Express Traffic Class 2

DMA_PCIE_TC3 → PCI Express Traffic Class 3

DMA_PCIE_TC4 → PCI Express Traffic Class 4

DMA_PCIE_TC5 → PCI Express Traffic Class 5

DMA_PCIE_TC6 → PCI Express Traffic Class 6

DMA_PCIE_TC7 → PCI Express Traffic Class 7

DMA_PCIE_RR1 → PCI Express 1 outstanding request

DMA_PCIE_RR2 → PCI Express 2 outstanding request

DMA_PCIE_RR3 → PCI Express 3 outstanding request

DMA_VME_SWAP → big/little endian byte swapping

req_p->src_addr DMA transfer source address

req_p->src_space DMA transfer source space

req_p->src_mode DMA transfer source mode

```

req_p->size          Bits 23:0 encode the DMA transfer size (in
                    bytes). Bits 31:30 encode the max packet size
                    used by the DMA engine.

DMA_SIZE_PKT_128    → maximum DMA packet size 128 Bytes
DMA_SIZE_PKT_256    → maximum DMA packet size 256 Bytes
DMA_SIZE_PKT_512    → maximum DMA packet size 512 Bytes
DMA_SIZE_PKT_1k     → maximum DMA packet size 1 KBytes

req_p->start_mode    DMA starting mode
DMA_MODE_BLOCK      → block transfer
DMA_MODE_PIPE       → read/write are pipelined

req_p->intr_mode     Interrupt mode
DMA_INTR_ENA        → enable interrupt

req_p->wait_mode     Wait mode
DMA_WAIT_INTR       → wait for interrupt
DMA_WAIT_1MS        → set 1 msec scale
DMA_WAIT_10MS       → set 10 msec scale
DMA_WAIT_100MS      → set 100 msec scale
DMA_WAIT_1S         → set 1 sec scale
DMA_WAIT_10S        → set 10 sec scale
DMA_WAIT_100S       → set 100 sec scale

req_p->dma_status    DMA current status updated by the driver. If a
                    DMA interrupt has been detected, bit 31:16 holds
                    the interrupt source identifier

DMA_STATUS_RUN_RD0   → set when DMA read engine #0 is started
DMA_STATUS_RUN_RD1   → set when DMA read engine #1 is started
DMA_STATUS_RUN_WR0   → set when DMA write engine #0 is started
DMA_STATUS_RUN_WR1   → set when DMA write engine #1 is started
DMA_STATUS_DONE      → set when the DMA interrupt is detected
DMA_STATUS_WAITING   → set when the driver start waiting
DMA_STATUS_ENDED     → set when the driver finish waiting
DMA_STATUS_ERR       → set if an error has been detected
DMA_STATUS_TMO       → set if a timeout has been detected

```

Return

```

0          DMA transfer ended
-1         Invalid transfer parameters

```

3.5.5.4 Reading a list of buffer from VME using DMA**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>
#include <pevioctl.h>

void
pev_dma_vme_list_rd( void *uaddr,
                    struct pev_ioctl_dma_list *list_p,
                    int size)
or

```

```

pevx_dma_vme_list_rd( int crate,
                      void *uaddr,
                      struct pev_ioctl_dma_list *list_p,
                      int list_size)

```

Description

That function takes as input a list of VME read transfer to be executed by the DMA engine. Data collected are pushed sequentially in a buffer provided by the application. Any VME address boundary and size are supported in the list parameters. However, physical transfers on the VME are always performed with 64 bits (8 bytes) alignment. Unrequested data are then thrown away before filling the user's buffer. The function returns when all requested data have been copied in the user's buffer.

Parameters

<i>uaddr</i>	Pointer (void *) to the destination address (buffer address in user's space)
<i>list_p</i>	pointer to a list of pev_ioctl_dma_list data structures initialized with the VME transfer parameters.
<i>list_p->addr</i>	DMA transfer source address (VME address)
<i>list_p->size</i>	DMA transfer size (in bytes)
<i>list_p->mode</i>	DMA transfer mode (VME Address Modifier)
	<i>DMA_VME_A16</i> → VME A32 single transfer
	<i>DMA_VME_A24</i> → VME A32 single transfer
	<i>DMA_VME_A32</i> → VME A32 single transfer
	<i>DMA_VME_BLT</i> → VME block transfer
	<i>DMA_VME_MBLT</i> → VME MBLT
	<i>DMA_VME_2eVME</i> → VME 2eVME
	<i>DMA_VME_2eFAST</i> → VME 2eVME fast
	<i>DMA_VME_2e160</i> → VME 2eSST 160 MBytes/sec
	<i>DMA_VME_2e233</i> → VME 2eSST 233 MBytes/sec
	<i>DMA_VME_2e320</i> → VME 2eSST 320 Mbytes/sec
<i>list_size</i>	VME list size (number of elements in the list pointed by list_p)

Return

0	DMA transfer ended
-1	Invalid transfer parameters

3.5.6 VME Interface Configuration

3.5.6.1 Reading the VME current configuration

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

```



```

void
pev_vme_conf_read( struct pev_ioctl_vme_conf *vc_p)
or
pevx_vme_conf_read( int crate, struct pev_ioctl_vme_conf *vc_p)

```

Description

Read the PEV1100 VME interface current configuration.
All hardware registers related to the VME interface configuration are read and the data structure pointed by **vc_p** is updated accordingly.

Parameters

vc_p Pointer to a `pev_ioctl_vme_conf` data structure

Return

0 The `pev_ioctl_vme_conf` data structure pointed by parameter **vc_p** has been updated with the current status of vme interface

<code>vc_p->a24_base</code>	VME base address of A24 slave window (CR/CSR)
<code>vc_p->a24_size</code>	Size of A24 slave window (CR/CSR)
<code>vc_p->a32_base</code>	VME base address of A32 slave window
<code>vc_p->a32_size</code>	Size of A32 slave window
<code>vc_p->x64</code>	Set to 1 if VME64x enabled, else 0
<code>vc_p->slot1</code>	Set to 1 if System Controller enabled, else 0
<code>vc_p->sysrst</code>	Set to 1 if SYSRST transmission enabled, else 0
<code>vc_p->rto</code>	Retry time out in usec (512 usec or disabled)
<code>vc_p->arb</code>	VME arbitration mode (valid if Slot 1)
<code>vc_p->bto</code>	VME bus time out in usec (valid if Slot 1)
<code>vc_p->req</code>	VME request mode
<code>vc_p->level</code>	VME request level
<code>vc_p->mas_ena</code>	Set to 1 if VME master enabled, else 0
<code>vc_p->slv_ena</code>	Set to 1 if VME slave enabled, else 0
<code>vc_p->slv_retry</code>	If set to 1, do not use VME Slave Retry
<code>vc_p->burst</code>	Write postin burst size (VME slave)

3.5.6.2 Setting a new VME Configuration**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_conf_read( struct pev_ioctl_vme_conf *vc_p)
or
pevx_vme_conf_read( int crate, struct pev_ioctl_vme_conf *vc_p)

```

Description

Sets the hardware registers controlling the VME interface according to the parameters found in the `pev_ioctl_vme_conf` data structure. To change only a subset of the configuration parameters, first call `pev_vme_conf_read()` to fill the data structure with the current configuration, modify it and call `pev_vme_conf_write()`.

To map the VME slave window with a 1 Mbytes granularity, bit 3 of the `slv_ena` field shall be set to 1.

Parameters

<code>vc_p</code>	<code>vc_p</code> shall point to a <code>pev_ioctl_vme_conf</code> data structure used to update the hardware registers controlling the VME interface
<code>vc_p->a32_base</code>	VME base address of A32 slave window
<code>vc_p->a32_size</code>	Size of A32 slave window
<code>vc_p->rto</code>	Retry time out in usec (512 usec or disabled)
<code>vc_p->arb</code>	VME arbitration mode (valid if Slot 1)
<code>vc_p->bto</code>	VME bus time out in usec (valid if Slot 1)
<code>vc_p->req</code>	VME request mode
<code>vc_p->level</code>	VME request level
<code>vc_p->mas_ena</code>	Set to 1 if VME master enabled, else 0
<code>vc_p->slv_ena</code>	Set bit 0 to 1 to enable VME slave, else set to 0 Set bit 3 to 1 to enable 1 Mbyte granularity
<code>vc_p->slv_retry</code>	If set to 1, do not use VME Slave Retry
<code>vc_p->burst</code>	Write posting burst size (VME slave)

Return

0

3.5.6.3 VME interrupt initialization

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_irq_init()
or
pevx_vme_irq_init( int crate)
```

Description

That function initialize the interrupt handling mechanism for VME interrupts. The interrupt handler associated to 16 potential VME interrupt

sources are installed and enabled.

Parameters

none

Return

none

3.5.6.4 VME CRCSR operation

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_crcsr()
or
pevx_vme_crcsr( int crate)
```

Description

That function allows to get/set/clear bits in the VME64x CRCSR space.

Parameters

crcsr_p	pointer to a <i>pev_ioctl_vme_crcsr</i> data structure
get	data returned from the VME_CRCsr_GET operation
set	data to be used for the VME_CRCsr_SET operation
clear	data to be used for the VME_CRCsr_CLEAR operation
operation	operation to be performedmbitwise OR of: VME_CRCsr_GET, VME_CRCsr_SET, VME_CRCsr_CLEAR

Return

0	if OK
-1	if error

3.5.6.5 VME Read/Modify/Write

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_rmw( struct pev_ioctl_vme_rmw *rmw_p)
or
pevx_vme_rmw( int crate, struct pev_ioctl_vme_rmw *rmw_p)

```

Description

That function performs a read/modify/write operation. It takes a pointer to a `pev_ioctl_vme_rmw` data structure as argument. The application shall fill that structure with

- the VME address (**addr**) and access mode (**ds** and **am**)
- the value to be used for update (**up**)
- the compare value (**cmp**)

Parameters

<code>rmw_p</code>	pointer to a <code>pev_ioctl_vme_rmw</code> data structure
<code>status</code>	status of the operation (updated by the driver)
<code>addr</code>	VME address
<code>cmp</code>	compare value
<code>up</code>	update value
<code>ds</code>	data size (1,2 or 4)
<code>am</code>	VME address modifier

Return

none

3.5.6.6 VME Lock/Unlock

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_vme_irq_lock( struct pev_ioctl_vme_lock *lock_p)
pev_vme_irq_unlock( struct pev_ioctl_vme_lock *lock_p)
or
pevx_vme_irq_lock( int crate, struct pev_ioctl_vme_lock *lock_p)
pevx_vme_irq_unlock( int crate, struct pev_ioctl_vme_lock *lock_p)

```

Description

That function .

Parameters

<code>lock_p</code>	pointer to a <code>pev_ioctl_vme_lock</code> data structure
---------------------	---

```
status
addr
mode
```

Return

```
none
```

3.5.6.7 VME interrupt controller enable

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_irq_enable()
or
pevx_vme_irq_enable( int crate)
```

Description

That function enable the interrupt handling mechanism for VME interrupts.

Parameters

```
none
```

Return

```
none
```

3.5.6.8 VME interrupt mask/unmask

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_vme_irq_mask( uint im)
pev_vme_irq_unmask( uint im)
or
```

```

pevx_vme_irq_mask( int crate, uint im)
pevx_vme_irq_unmask( int crate, uint im)

```

Description

The function **pev_vme_irq_mask()** enable the interrupt sources associated to bit set in the **im** parameter.

The function **pev_vme_irq_unmask()** disable the interrupt sources associated to bit set in the **im** parameter.

These functions perform a direct write in the hardware interrupt mask registers.

Parameters

im interrupt mask

Return

none

3.5.6.9 VME interrupt allocate

Prototype

```

#include <pevulib.h>
or
#include <pevxulib.h>

struct pev_ioctl_vme_irq
pev_vme_irq_allocate( uint is)
or
pevx_vme_irq_allocate( int crate, uint is)

```

Description

The function **pev_vme_irq_allocate()** allocates a control structure to allow the application to wait on a set of VME interrupts.

That function takes as argument a bit set representing the interrupt sources to be managed by the application.

If one of the interrupt source in the set is already manage by another application, the function returns an error.

The function returns a pointer to the control structure. That pointer shall be given as argument to other VME interrupt control functions

Parameters

is interrupt set

Return

irq pointer to the allocated control structure (fields shall not be directly modified by the application)

3.5.6.10 VME interrupt free

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_vme_irq_free( struct pev_ioctl_vme_irq)
or
pevx_vme_irq_free( int crate, struct pev_ioctl_vme_irq)
```

Description

The function `pev_vme_irq_free()` frees a data structure previously allocated by `pev_vme_irq_allocate()`. The corresponding interrupt set is deactivated. Interrupts sources are disabled and made available for other applications. That function takes as argument a pointer to the allocated data structure. If the data structure contains invalid parameters, the function returns an error.

Parameters

`irq` pointer to the allocated control structure (fields shall not be directly modified by the application)

Return

0 if OK
-1 if data structure does not contain valid parameters

3.5.6.11 VME interrupt arm

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_vme_irq_arm( struct pev_ioctl_vme_irq *irq)
or
pevx_vme_irq_arm( int crate, struct pev_ioctl_vme_irq *irq)
```

Description

The function `pev_vme_irq_arm()` takes as argument a pointer to a control structure previously allocated by `pev_vme_irq_allocate()`. The corresponding interrupt set is activated. Interrupts sources are enabled.

Parameters

irq pointer to the allocated control structure (fields shall not be directly modified by the application)

Return

0 if OK
 -1 if **datat** structure does not contain valid parameters

3.5.6.12 VME interrupt wait**Prototype**

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_vme_irq_wait( struct pev_ioctl_vme_irq *irq, uint tmo, uint *vector)
or
pevx_vme_irq_wait( int crate, struct pev_ioctl_vme_irq *irq, uint tmo, uint
*vector)
```

Description

The function **pev_vme_irq_wait()** returns when an interrupt belonging to the set associated to **irq** has fired.
 If **tmo** is non 0, the function return after **tmo** msec if no interrupt sources has fired. In this case **vector** is loaded with 0xffffffff.
 If one of the 7 VME IRQ has fired, the VME IACK cycle is generated and the interrupt vector is loaded in the 32 bit integer pointed by **vector**.

Parameters

irq pointer to the allocated control structure (fields shall not be directly modified by the application)
tmo timeout in msec
vector pointer to a 32 bit integer to hold VME IVEC

Return

0 if OK
 -1 if **datat** structure does not contain valid parameters

3.5.6.13 VME interrupt armwait

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_vme_irq_armwait( struct pev_ioctl_vme_irq *irq, uint tmo, uint *vector)
or
pevx_vme_irq_armwait( int crate, struct pev_ioctl_vme_irq *irq, , uint tmo,
uint *vector)
```

Description

The function `pev_vme_irq_armwait()` takes as argument a pointer to a control structure previously allocated by `pev_vme_irq_allocate()`. The corresponding interrupt set is activated and interrupts sources are enabled. The function return when one of the interrupt belonging to the set has fired.

If `tmo` is non 0, the function return after `tmo` msec if no interrupt sources has fired. In this case `vector` is loaded with 0xffffffff.

If one of the 7 VME IRQ has fired, the VME IACK cycle is generated and the interrupt vector is loaded in the 32 bit integer pointed by vector.

Parameters

<code>irq</code>	pointer to the allocated control structure (fields shall not be directly modified by the application)
<code>tmo</code>	timeout in msec
<code>vector</code>	pointer to a 32 bit integer to hold VME IVEC

Return

0	if OK
-1	if data structure does not contain valid parameters

3.5.7 PEV1100 SFLASH Access

The `pev_sflash_xxx()` set of functions allows to read/write from/to the SFLASH device. Be aware that the SFLASH device is accessed bit per bit from the CPU through a serial link. Operations are then very slow and consume all CPU resources. This means that during SFLASH operation the linux system will be almost frozen. Programing one sector (256 kbytes) takes about 15 seconds.

3.5.7.1 SFLASH identification

Prototype

```
#include <pevulib.h>
or
```

```
#include <pevxulib.h>

int
pev_sflash_id( char *id)
or
pevx_sflash_id( int crate, char *id)

Description
    Fill the string pointed by id with the SFLASH 3 bytes hardware identifier

Parameters
    id      pointer to a 4 bytes string

Return
    0       if OK
    -1      if error
```

3.5.7.2 SFLASH read

```
Prototype

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_sflash_read( uint offset,
                 void *addr,
                 uint len)
or
pevx_sflash_read( int crate,
                 uint offset,
                 void *addr,
                 uint len)

Description
    Copy len byte from a data buffer pointed by addr in SFLASH at offset
offset.

Parameters
    offset  offset in SFLASH where the data are to be read from
    addr    address of the buffer where the data are to be copied
    len     number of bytes to be copied

Return
    0       in case of success
    -1      in case of error
```

3.5.7.3 SFLASH write

```
Prototype

#include <pevulib.h>
or
```

```
#include <pevxulib.h>

void
pev_sflash_write( uint offset,
                  void *addr,
                  uint len)
or
pevx_sflash_write( int crate,
                  uint offset,
                  void *addr,
                  uint len)
```

Description
Copy **len** byte from a data buffer pointed by **addr** in SFLASH at offset **offset**.

Parameters
offset offset in SFLASH where the data are to be copied
addr address of the buffer containing the data to be copied
len number of bytes to be copied

Return
0 in case of success
-1 in case of error

3.5.8 PEV1100 timer functions

The PEV1100 FPGA implements a local timer driven by one of the following synchronization sources:

- a 1 KHz local clock
- VME SYSFAIL
- VME IRQ1
- VME IRQ2

The main counter is incremented by the selected synchronization source giving the main tick. The occurrence of the tick can generate an interrupt to the local host.

A free running micro timer driven by a local clock (programmable frequency from 1 MHz to 125 MHz) is reset to 0 at each occurrence of the the main tick .

When the main counter is read, the current value of the micro timer is catch in order to provide an accurate (up to 8 nsec resolution) timing measurement.

3.5.8.1 Starting the timer

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_timer_start( int mode,
                 int msec)
or
pevx_timer_start( int crate,
```

```
int mode,
int msec)
```

Description

Start the PEV1100 local timer in an operating mode defined by the *mode* parameter. The main counter is preloaded with the value of *msec* parameter.

Parameters

mode Timer mode of operation. Allow to set the synchronization source, frequency and output mode.

```
TMR_FREQ_1MHZ    → micro timer frequency set to 1 MHz
TMR_FREQ_5MHZ    → micro timer frequency set to 5 MHz
TMR_FREQ_25MHZ   → micro timer frequency set to 25 MHz
TMR_FREQ_100MHZ  → micro timer frequency set to 100 MHz
TMR_SRC_LOC       → main timer sync source is 1 KHz local clock
TMR_SRC_SYSFAIL   → main timer sync source is VME SYSFAIL
TMR_SRC_IRQ1      → main timer sync source is VME IRQ1
TMR_SRC_IRQ2      → main timer sync source is VME IRQ2
TMR_OUT_SYSFAIL   → timer output drives VME SYSFAIL
TMR_OUT_IRQ1      → timer output drives VME IRQ1
TMR_OUT_IRQ2      → timer output drives VME IRQ2
```

msec Main timer initial value

Return

None

3.5.8.2 Stopping the timer

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_timer_stop( void)
or
pevx_timer_stop( int crate)
```

Description

Stop the PEV1100 local timer.

Parameters

None

Return

None

3.5.8.3 Reading the timer

Prototype

```

    #include <pevulib.h>
or
    #include <pevxulib.h>

    void
    pev_timer_read( struct pev_time *tm_p)
or
    pevx_timer_read( int crate, struct pev_time *tm_p)

```

Description

Read the PEV1100 local timer current value. The current value of the two counters (msec and usec) are returned in the time and utime fields of the pev_time data structure.

Parameters

tm_p Pointer to a pev_time data structure

Return

time The pev_time data structure pointed by parameter tm_p has been updated with the current value of timer counters. The current value of the main counter is returned.

tm_p->time Current value of the main counter

tm_p->utime Current value of the micro counter

3.5.9 FIFO operations

The *pev_fifo_xxx()* set of functions allows to control and read/write from/to the communication FIFOs.

3.5.9.1 FIFO initialization

Prototype

```

    #include <pevulib.h>
or
    #include <pevxulib.h>

    void
    pev_fifo_init()
or
    pevx_fifo_init( int crate)

```

Description

That function resets and enable all FIFOs implemented on the board. The interrupt handler associated to the non empty/full flags are installed and corresponding interrupts ready to be enabled.

Parameters

none

Return

0	if OK
-1	if FIFOs not accessible (i.e. wrong board type)

3.5.9.2 FIFO status**Prototype**

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_fifo_status( int idx, uint *sts)
or
pevx_fifo_status( int crate, int idx, uint *sts)
```

Description

That function read the control register of the FIFO referred by *idx* and returns its current value in an unsigned integer (32 bit) pointed by *sts*.

Parameters

<i>idx</i>	FIFO index (from 0 to 3)
<i>sts</i>	pointer to an integer to hold the FIFO status

Return

<i>sts</i>	FIFO current status
-1	if error (wrong board type or FIFO index)

3.5.9.3 FIFO clear**Prototype**

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_fifo_clear( int idx, uint *sts)
```

or
pevx_fifo_clear(int crate, int idx, uint *sts)

Description

That function resets the FIFO referred by **idx** and returns its current status in an unsigned integer (32 bit) pointed by **sts**.

Parameters

idx FIFO index (from 0 to 3)
sts pointer to an integer to hold the FIFO status

Return

sts FIFO current status
 -1 if error (wrong board type or FIFO index)

3.5.9.4 FIFO read

Prototype

#include <pevulib.h>
 or
#include <pevxulib.h>

int
pev_fifo_read(int idx, uint *data, int cnt, uint *sts)
 or
pevx_fifo_read(int crate, int idx, uint *data, int cnt, uint *sts)

Description

That function tries to read at most **cnt** data (32 bit integer) from the FIFO referred by **idx**. Data are copied in the buffer pointed by **data**.
 At the end of the FIFO readout, the FIFO control register is read and its current value copied in an unsigned integer (32 bit) pointed by **sts**.
 The number of data actually copied in the data buffer is returned by the function.
 If the FIFO is empty, no data are copied in the buffer and 0 is returned by the function call.

Parameters

idx FIFO index (from 0 to 3)
data pointer to a data buffer ready to receive the FIFO data
cnt number of word (32 bit integers) to read
sts pointer to a 32 bit integer to hold the FIFO status

Return

cnt number of word (32 bit integers) copied in the data buffer

-1	if error (wrong board type or FIFO index)
----	---

3.5.9.5 FIFO write

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_fifo_write( int idx, uint *data, int cnt, uint *sts)
or
pevx_fifo_write( int crate, int idx, uint *data, int cnt, uint *sts)
```

Description

That function tries to write at most **cnt** data (32 bit integer) to the FIFO referred by **idx**. Data are taken from the buffer pointed by **data**. At the end of the FIFO wrizing, the FIFO control register is read and its current value copied in an unsigned integer (32 bit) pointed by **sts**. When the FIFO is full, writing is stopped. The number of data actually copied in the FIFO is returned by the function. If the FIFO is full, no data are written and 0 is returned by the function. call.

Parameters

idx	FIFO index (from 0 to 3)
data	pointer ta a data buffer ready to receive the FIFO data
cnt	number of word (32 bit integers) to read
sts	pointer to a 32 bit integer to hold the FIFO status

Return

cnt	number of word (32 bit integers) copied in the data buffer
-1	if error (wrong board type or FIFO index)

3.5.10 EEPROM Access

The **pev_eeprom_xxx()** set of functions allows to read/write from/to the EEPROM device attached to the PCIe switches.

3.5.10.1 EEPROM read

Prototype


```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_eeprom_rd( uint offset,
               char *addr,
               uint cnt)
or
pevx_eeprom_rd( int crate,
               uint offset,
               char *addr,
               uint cnt)

```

Description

Copy **cnt** byte from a data buffer pointed by **addr** in EEPROM at offset **offset**.

Parameters

offset	offset in EEPROM where the data are to be read from
addr	address of the buffer where the data are to be copied
cnt	number of bytes to be copied

Return

0	in case of success
-1	in case of error

3.5.10.2 EEPROM write**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>

void
pev_eeprom_wr( uint offset,
               char *addr,
               uint cnt)
or
pevx_eeprom_wr( int crate,
               uint offset,
               char *addr,
               uint cnt)

```

Description

Copy **cnt** byte from a data buffer pointed by **addr** in EEPROM at offset **offset**.

Parameters

offset	offset in SFLASH where the data are to be copied
addr	address of the buffer containing the data to be copied
len	number of bytes to be copied

Return

0	in case of success
-1	in case of error

3.5.11 I2C Access

The *pev_i2c_xxx()* set of functions allows to read/write from/to the I2C devices attached to the board I2C serial bus.

3.5.11.1 I2C cmd

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_i2c_cmd( uint dev,
             uint cmd)
or
pevx_i2c_cmd( int crate,
             uint dev,
             uint cmd)
```

Description

send command *cmd* to I2C device identified by *dev*.

Parameters

dev device identifier
reg register index

Return

I2C cycle status (current value of device register)

3.5.11.2 I2C read

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_i2c_read( uint dev,
             uint reg,
             uint *data_p)
or
pevx_i2c_read( int crate,
             uint dev,
             uint reg,
             uint *data_p)
```

Description

read register *reg* from I2C device identified by *dev*. Store the value in the

location pointed by `data_p`

Parameters

<code>dev</code>	device identifier
<code>reg</code>	register index
<code>data_p</code>	pointer to integer where the data shall be copied

Return

I2C cycle status (current value of device register)

3.5.11.3 I2C write

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_i2c_write( uint dev,
               uint reg,
               uint data)
or
pevx_i2c_write( int crate,
               uint dev,
               uint reg,
               uint data)
```

Description

write ***data*** to register ***reg*** of I2C device identified by ***dev***.

Parameters

<code>dev</code>	device identifier
<code>reg</code>	register index
<code>data</code>	data to write in register

Return

I2C cycle status (current value of device register)

3.5.12 BMR Access

The ***pev_bmr_xxx()*** set of functions allows to read/write from/to the BMR DC/DC converter installed on the IFC1210 board.

3.5.12.1 BMR read

Prototype

```
#include <pevulib.h>
or
```

```

#include <pevxulib.h>

int
pev_bmr_read( uint bmr,
               uint reg,
               uint *data_p,
               uint cnt)
or
pevx_bmr_read( int crate,
               uint bmr,
               uint *data_p,
               uint reg,
               uint cnt)

```

Description

read register **reg** from BMR converter identified by **bmr**. The value is copied in the integer pointed by **data_p**. The argument **cnt** indicates the size of the register (for most of the BMR registers it is 2)

Parameters

bmr BMR index
reg register index
data_p pointer to integer where the data shall be copied
cnt number of bytes (from 1 to 3)

Return

I2C cycle status (current value of device register)

3.5.12.2 BMR write**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_bmr_write( uint bmr,
               uint reg)
or
pevx_bmr_write( int crate,
               uint bmr,
               uint reg,
               uint data,
               uint reg)

```

Description

write **data** to register **reg** of BMR converter identified by **bmr**. The argument **cnt** indicates the size of the register (for most of the BMR registers it is 2)

Parameters

bmr BMR index
reg register index
data data to be written
cnt number of byte (from 1 to 3)

Return

```
I2C cycle status (current value of device register)
```

3.5.12.3 BMR data conversion

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

float
pev_bmr_conv_11bit_u( ushort val)
pev_bmr_conv_11bit_s( short val)
pev_bmr_conv_16bit_u( ushort val)
```

Description

convert 16bit integer data returned by the bmr read function into its floating point physical value. Refer to BMR data sheet to know which conversion type to use according to the register index.

Parameters

val BMR data

Return

floating point value

3.5.13 Event Handling

3.5.13.1 Create an event queue

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

struct pev_ioctl*
pev_evt_queue_alloc( int sig)
or
pevx_evt_queue_alloc( int crate,
                     int sig)
```

Description

Create an event queue by allocating a control structure and calling the ioctl system call with **PEV_IOCTL_EVT_ALLOC** command.

When returning, the field **evt_queue** of control structure contains an handle allowing the driver to access the event queue.

If the sig field is non 0, a Linux signal equal to **sig** field will be generated by the driver each time the event queue becomes non empty

Parameters

sig Linux signal number to be generated

Return

evt pointer to event queue control structure
 NULL in case of error

3.5.13.2 Free event queue

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_free( struct pev_ioctl_evt *evt)
or
pevx_evt_free( int crate,
               struct pev_ioctl_evt *evt)
```

Description

That function return to the OS an event queue previously allocated with `pev_evt_queue_alloc()`.

Parameters

evt pointer to event queue control structure

Return

0 in case of success
 -1 in case of error (non existing event queue)

3.5.13.3 Register event in queue

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_register( struct pev_ioctl_evt *evt,
                  uint src_id)
or
pevx_evt_register( int crate,
                  struct pev_ioctl_evt *evt,
                  int src_id)
```

Description

That function register event associated to interrupt source identified by `src_id` in queue identified by `evt`.

Parameters

```
    evt      handle to event control structure
    src_id   interrupt source identifier
```

Return

```
    0        in case of success
    -1       in case of error
```

3.5.13.4 Unregister event in queue

Prototype

```
    #include <pevulib.h>
or
    #include <pevxulib.h>

    int
    pev_evt_unregister( struct pev_ioctl_evt *evt,
                       uint src_id)
or
    pevx_evt_unregister( int crate,
                       struct pev_ioctl_evt *evt,
                       int src_id)
```

Description

That function unregister the previously registered event associated to interrupt source identified by *src_id* from queue identified by *evt*.

Parameters

```
    evt      handle to event control structure
    src_id   interrupt source identifier
```

Return

```
    0        in case of success
    -1       in case of error
```

3.5.13.5 Enable event queue

Prototype

```
    #include <pevulib.h>
or
    #include <pevxulib.h>

    int
    pev_evt_queue_enable( struct pev_ioctl_evt *evt)
or
    pevx_evt_queue_enable( int crate,
                       struct pev_ioctl_evt *evt)
```

Description

That function enable event storing in the queue identified by *evt*.

Parameters

evt pointer to event control structure

Return

0 in case of success
-1 in case of error

3.5.13.6 Disable event queue

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_queue_disable( struct pev_ioctl_evt *evt)
or
pevx_evt_queue_disable( int crate,
                       struct pev_ioctl_evt *evt)
```

Description

That function disable event storing in the queue identified by **evt**.

Parameters

evt pointer to event control structure

Return

0 in case of success
-1 in case of error

3.5.13.7 Mask interrupt source associated to an event

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_mask( struct pev_ioctl_evt *evt,
              int src_id)
or
pevx_evt_mask( int crate,
              struct pev_ioctl_evt *evt,
              int src_id)
```

Description

Mask an interrupt source identified by **src_id**

Parameters

evt handle to event control structure

src_id interrupt source identifier

Return

0 in case of success
-1 in case of error

3.5.13.8 Unmask interrupt source associated to an event

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_unmask( struct pev_ioctl_evt *evt,
                int src_id)
or
pevx_evt_unmask( int crate,
                 struct pev_ioctl_evt *evt,
                 int src_id)
```

Description

Unmask an interrupt source identified by src_id

Parameters

evt handle to event control structure
src_id interrupt source identifier

Return

0 in case of success
-1 in case of error

3.5.13.9 Clear interrupt source associated to an event

Prototype

```
#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_clear( struct pev_ioctl_evt *evt,
               int src_id)
or
pevx_evt_clear( int crate,
                struct pev_ioctl_evt *evt,
                int src_id)
```

Description

Mask and clear an interrupt source identified by src_id. Restart interrupt scanning.

Parameters

evt handle to event control structure
src_id interrupt source identifier

Return

0 in case of success
 -1 in case of error

3.5.13.10 Read event from queue**Prototype**

```

#include <pevulib.h>
or
#include <pevxulib.h>

int
pev_evt_read( struct pev_ioctl_evt *evt,
              int wait)
or
pevx_evt_read( int crate,
               struct pev_ioctl_evt *evt,
               int wait)
  
```

Description

Calling that function remove the “oldest” event from the queue identified by **evt**. If the queue is non empty, the **src_id** and **vec_id** fields of the **pev_ioctl_evt** data structure are update with the source and vector identifier of the event. The **evt_cnt** contains the number of event left in the queue after the current one has been removed.

If the queue is empty, the **wait** parameter defines if the system call shall wait until an event or a timeout occurs. It shall contain a timeout value in msec. If the wait is equal to 0, the call returns immediately. If it is equal to -1 it waits forever until an event occurs. Otherwise if wait for a maximum time defined by the timeout value. If no event is present in the queue, **src_id** is set to 0

Parameters

evt handle to event control structure
wait timeout in msec

Return

(src_id << 8) | vec_id

3.6 Examples**3.6.1 Accessing a VME device from the host**

The following examples performs a kind of VME loopback test by accessing the PEV1100 shared memory from its VME master port through its VME slave port. All physical accesses to the shared memory are

performed by the application in user's mode.

```
#include <stdlib.h>
#include <stdio.h>
#include <sys/types.h>
#include <sys/mman.h>
#include <sys/time.h>

typedef unsigned int u32;
#include <pevioctl.h>
#include <pevulib.h>
```

pevulib.h contains the function declaration of the PEV1100 user's library and pevioctl.h the declaration of the data structure used to perform the address mapping operations.

```
static float tst_read( void *);
static float tst_write( void *);
```

Declare two local functions to perform VME read and write test

```
struct pev_node *pev;
struct pev_ioctl_map_pg shm_mas_map;
struct pev_ioctl_map_pg vme_mas_map;
struct pev_ioctl_map_pg vme_slv_map;
struct pev_ioctl_vme_conf vme_conf;
struct timeval ti, to;
struct timezone tz;
```

The *pev* pointer holds the return value of the *pev_init()* call.

Three data structure are defined to hold address mapping information

- *shm_mas_map* → direct mapping to the Shared Memory
- *vme_slv_map* → VME slave mapping to the Shared Memory
- *vme_mas_map* → master mapping to the VME slave address pointing the Shared Memory

The *vme_conf* data structure holds the PEV1100 VME interface current configuration.

```
main( int argc,
      void *argv[])
{
    void *shm_loc_addr, *shm_vme_addr;
    int i, data, *p;
    long vme_addr;
    long dt, dt1, dt2;
    float usec;
    uint crate;

    printf("Entering VME test program\n");

    /* call PEV1100 user library initialization function */
    crate = 0;
    pev = pev_init( crate);
    if( !pev)
    {
        printf("Cannot allocate data structures to control PEV1100\n");
        exit( -1);
    }
    /* verify if the PEV1100 is accessible */
    if( pev->fd < 0)
    {
        printf("Cannot find PEV1100 interface\n");
        exit( -1);
    }
}
```

```
}

```

The first call to be performed is **pev_init()** in order to allow the user's library to access the PEV1100 device driver.

```
/* get the current VME configuration */
pev_vme_conf_read( &vme_conf);
printf("VME A32 base address = 0x%08x [0x%x]", vme_conf.a32_base, vme_conf.a32_size);
if( vme_conf.mas_ena)
{
    printf(" -> enabled\n");
}
else
{
    printf(" -> disabled\n");
}

```

```
/* create an address translation window in the VME slave port */
/* pointing to the PEV1100 Shared Memory */

vme_slv_map.rem_addr = 0x000000; /* shared memory base address */
vme_slv_map.mode = MAP_ENABLE|MAP_ENABLE_WR|MAP_SPACE_SHM;
vme_slv_map.flag = 0x0;
vme_slv_map.sg_id = MAP_SLAVE_VME;
vme_slv_map.size = 0x100000;
pev_map_alloc( &vme_slv_map);

/* calculate the VME base address at which the Shared Memory has been mapped */
vme_addr = vme_conf.a32_base + vme_slv_map.loc_addr;
printf("shared Memory is visible at VME A32 address 0x%08x\n", vme_addr);

```

```
/* create an address translation window in the PCIe End Point */
/* pointing to the VME address at which the Shared Memory has been mapped */
vme_mas_map.rem_addr = vme_addr;
vme_mas_map.mode = MAP_ENABLE|MAP_ENABLE_WR|MAP_SPACE_VME|MAP_VME_A32;
vme_mas_map.flag = 0x0;
vme_mas_map.sg_id = MAP_MASTER_32;
vme_mas_map.size = 0x100000;
pev_map_alloc( &vme_mas_map);

printf("offset in PCI MEM window to access SHM throug VME : %p\n",
vme_mas_map.loc_addr);

printf("perform the mapping in user's space");
shm_vme_addr = pev_mmap( &vme_mas_map);
printf("%p\n", shm_vme_addr);
if( shm_vme_addr == MAP_FAILED)
{
    printf("Failed\n");
    goto VmeTst_exit;
}
printf("Done\n");

```

```
/* create an address translation window in the PCIe End Point */
/* pointing to the PEV1100 local address of the Shared Memory */
shm_mas_map.rem_addr = 0x000000; /* shared memory base address */
shm_mas_map.mode = MAP_ENABLE|MAP_ENABLE_WR|MAP_SPACE_SHM;
shm_mas_map.flag = 0x0;

```

```

shm_mas_map.sg_id = MAP_MASTER_32;
shm_mas_map.size = 0x100000;
pev_map_alloc( &shm_mas_map);

printf("local address = %p\n", shm_mas_map.loc_addr);
printf("offset in PCI MEM window to access SHM locally : %p\n", shm_mas_map.loc_addr);

printf("perform the mapping in user's space : ");
shm_loc_addr = pev_mmap( &shm_mas_map);
printf("%p", shm_loc_addr);
if( shm_loc_addr == MAP_FAILED)
{
    printf(" ->Failed\n");
    goto VmeTst_exit;
}
printf(" -> Done\n");

```

```

usec = tst_read( shm_vme_addr);
printf("VME read cycle %4f usec\n", usec);
usec = tst_write( shm_vme_addr);
printf("VME write cycle %4f usec\n", usec);
usec = tst_read( shm_loc_addr);
printf("SHM read cycle %4f usec\n", usec);
usec = tst_write( shm_loc_addr);
printf("SHM write cycle %4f usec\n", usec);

```

```

VmeTst_exit:
    pev_munmap( &shm_mas_map);
    pev_map_free( &shm_mas_map);
    pev_munmap( &vme_mas_map);
    pev_map_free( &vme_mas_map);
    pev_map_free( &vme_slv_map);

    pev_exit( pev);

    exit(0);
}

```

```

float
tst_read( void *addr)
{
    int i, data;
    int *s, *d;
    long dt1, dt2;

    gettimeofday( &ti, &tz);
    s = (int *)addr;
    for( i = 0; i < 0x10000; i++)
    {
        data = *s++;
    }
    gettimeofday( &to, &tz);
    dt1 = ((to.tv_sec - ti.tv_sec) * 1000000) + ( to.tv_usec - ti.tv_usec);
    gettimeofday( &ti, &tz);
    s = (int *)addr;
    for( i = 0; i < 0x20000; i++)
    {
        data = *s++;
    }
}

```

```

gettimeofday( &to, &tz);
dt2 = ((to.tv_sec - ti.tv_sec) * 1000000) + ( to.tv_usec - ti.tv_usec);
return( (float)(dt2-dt1)/0x10000);
}

```

```

float
tst_write( void *addr)
{
    int i, data;
    int *s, *d;
    long dt1, dt2;

    data = 0xa5a5a5a5;
    gettimeofday( &ti, &tz);
    d = (int *)addr;
    for( i = 0; i < 0x10000; i++)
    {
        *d++ = data;
    }
    gettimeofday( &to, &tz);
    dt1 = ((to.tv_sec - ti.tv_sec) * 1000000) + ( to.tv_usec - ti.tv_usec);
    gettimeofday( &ti, &tz);
    d = (int *)addr;
    for( i = 0; i < 0x20000; i++)
    {
        *d++ = data;
    }
    gettimeofday( &to, &tz);
    dt2 = ((to.tv_sec - ti.tv_sec) * 1000000) + ( to.tv_usec - ti.tv_usec);
    return( (float)(dt2-dt1)/0x10000);
}

```

3.7 PEV1100 Command Interpreter

3.7.1 Introduction

XprsMon is a Linux application linked with the PEV1100 user's library. It allows the user to perform interactively a set of command to operate the PEV1100 interface. Once the *pev* driver has been inserted in the kernel, *XprsMon* is very useful to setup and debug a VME configuration.

XprsMon command syntax is as follow:

```
cmd.ext para#1:m#1 para#2:m#2 ...
```

where

- **cmd** is the command name
- **ext** is a command extension (optional)
- **para#i** are the command parameters
- **m#i** are the parameter modifiers (optional)

The *help* command displays a list of all allowed command names.

XprsMon parameters can be strings, integers, ranges or data set. By default integers are interpreted and displayed as hexadecimal numbers.

Some commands takes address range and data set parameters. Ranges shall be in the form of

```
start..end
```

or

```
start.end:space
```

where

- **start** and **end** are integers
- **space** is an address space identifier

Data set parameter shall be in the form of

c:data..para

where

- **c** is a ascii character identifying the set
- **data** and **para** are integers

XprsMon is started by invoking the **XprsMon** binary file from the Linux shell with the node number as parameter.

```
linux-host:~>XprsMon 2
```

```
+-----+
| XprsMon - PEV1100 diagnostic tool |
| IOxOS Technologies Copyright 2009 |
+-----+
```


```
initializing crate 2
Device driver: pev-linux
XprsMon#2>
```

During its initialization phase, **XprsMon** tries to opens the device **/dev/pev** in order to access the PEV1100. If the open system call fails, **XprsMon** exits.

In case of success, the following operations are performed:

- allocate a 1 Mbyte window in the PCI MEM space to access the PEV1100 Shared Memory
- allocate a 1 Mbyte window in the PCI MEM space to access the VME bus
- allocate a 1 Mbyte data buffer in kernel space for DMA access to the Local Host Memory
- allocate a 1 Mbyte window in the VME A32 slave to access the PEV1100 shared memory
- allocate a 1 Mbyte window in the VME A32 slave to access the Local Host Memory (data buffer)

XprsMon provides a set of command to perform CPU read/write accesses from/to these spaces



3.7.2 Command List

Command	Description	Reference
conf	show PEV1100 configuration	\$3.7.2.1
dm	PEV1100 address mapping operations	\$3.7.2.2
dma	data transfer using DMA	\$3.7.2.3
dp	display data buffer from PEV1100 PCI MEM window	\$3.7.2.4
ds	display data buffer from PEV1100 shared memory	\$3.7.2.5
dv	display data buffer from VME address space	\$3.7.2.6
fm	fill data buffer in system memory	\$3.7.2.7
fp	fill data buffer in PEV1100 PCI MEM space	\$3.7.2.8
fs	fill data buffer in PEV1100 shared memory	\$3.7.2.9
fv	fill data buffer in VME address space	\$3.7.2.10
help	display list of commands or syntax of command <cmd>	\$
i2c	"perform i2c command	\$
ls	read/write loop from/to PEV1100 shared memory	\$
lv	read/write loop from/to VME address space	\$
map	PEV1100 address mapping operations	\$3.7.2.11
pc	read/write data from/to PEV1100 PCI configuration space	\$3.7.2.12
pio	read/write data from/to PEV1100 PCI IO space	\$3.7.2.13
pm	read/write data from/to PEV1100 system memory	\$
pp	read/write data from/to PEV1100 PCI MEM space	\$3.7.2.14
pr	read/write data from/to PEV1100 register	\$
ps	read/write data from/to PEV1100 shared memory	\$
pvs	read/write single data from/to VME address space	\$3.7.2.15
px	read/write data from/to PEX86XX registers	\$3.7.2.16
lql		\$
sflash	sflash operation	\$
ts	perform read/write test on shared memory	\$
tv	perform read/write test on VME bus	\$
timer	perform operation on PEV1100 internal timer	\$3.7.2.18
tinit	launch test suite	\$3.7.2.19
tkill	kill test suite	\$
tlist	display a list of existing test	\$
tset	set test control parameter	\$
tstart	start execution of a test or a chain of tests	\$
tstop	stop current test execution	\$
tty	send string to ttyUSB0	\$3.7.2.21
vme	configure vme interface	\$3.7.2.20

Table 3: XprsMon Command List

3.7.2.1 Show board configuration

Command

conf → display board hardware configuration

Synopsis

conf <operation> <resource>

where <operation> operation to be perform

show → display resource current configuration

<resource> string identifying the PEV1100 internal resource

all → all avialable resources

fpga → FPGA

shm → on board shared memory

smon → FPGA system monitoring

switch → Front End PCIe switch (PEX8624)

static → static options (switches and jumpers)

vme → VME64x interface

Description

The **conf** command allows to display the current configuration of all hardware resources available on the PEV1100 board.

Examples

XprsMon#2>**conf show all**

PEV1100 Configuration

Static Options [0x002612d2]

VME Interface

A24 Base Address : d00000

System Controller : 64x- Slot1+ SysRstEna-

PLX8624 Switch

Port0 [P3] : Upstream : External Clock

Port1 [P4] : Non Transparent

Port5 [FPGA] : Downstream

Port6 [PCI] : Downstream

Port8 [XMC#1] : Downstream

Port9 [XMC#2] : Downstream

FPGA

Bit Stream : 1

PON FSM : Disabled

MEM size : 128 MBytes

PMEM size : 128 MBytes

PMEM mode : A32

PCIe SWITCH Status

Identifier : 0x862410b5

FPGA Status

Identifier : 0x06050901

Bit stream loaded : 1

Shared Memory

Size : 512 MBytes

VME Interface

System Controller : Enabled

Arbtration mode : PRI not pipelined

Bus Timeout : 16 usec

Master : Enabled

Request Mode : Release On Request

Request Level : 0

Slave : Enabled

A24 base address : 0xd00000

A32 base address : 0x20000000

A32 window size : 0x10000000

CR/CSR : Berr- SlvEna+ SysFail- SysFailEna- Reset-

Interrupt Generator

```

Vector          : 00
Level           : 0
Mode            : Register
Status          : Cleared
FPGA System Monitor
Temperature      : 50.20 [50.20 - 28.05]
VCCint          : 1.00 [1.00 - 1.00]
VCCaux          : 2.52 [2.52 - 2.51]
VCC1.8-INT      : 1.79
VCC3.3-INT      : 3.26
VCC5.0-VME      : 5.02
VCC3.3-VME      : 3.36
XprsMon#2>

```

3.7.2.2 Display address range from system memory

Command

dm → display content of System Memory

Synopsis

dm.<ds>[<swap>] <start>[..end**>]**

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start address in hexadecimal
 <end> = end address in hexadecimal

Description

The **dm** command shall be used to display the content of the kernel buffer allocated in system memory during the XprsMon initialization phase. This buffer is provided to perform test with the VME slave interface and to offer DMA engines an access to the system memory.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character (optional) shall be **s** if the data are to be displayed byte swapped (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets whose content are to be displayed according to the data size chosen. Address offsets are offset related to the base address of the allocated buffer.

Examples

```

XprsMon#2>dm.b 0
0x00000000 : 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f .....
0x00000010 : 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f .....
0x00000020 : 20 21 22 23 24 25 26 27 28 29 2a 2b 2c 2d 2e 2f  !"#$%&'
0x00000030 : 30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d 3e 3f  01234567
XprsMon#2>

```

3.7.2.3 Perform DMA operation

Command

dma → perform a data transfer using DMA engines

Synopsis

```
dma start <des_addr>:<des_space> <src_addr>:<src_space> <size>
```

where <des_addr> = address offset in the destination space
 <des_space> = destination space identifier
 <src_addr> = address offset in the source space
 <src_space> = source space identifier
 <size> = transfer size in byte

Description

The **dma** command allows to move data from a source address space identified by <src_space> to a destination address space identified by <des_space>. Allowed address space identifiers are:

0 → PCI memory space
 2 → Shared Memory
 3 → FPGA user's space
 31 → VME A32
 41 → VME BLT
 51 → VME MBLT
 61 → 2eVME
 71 → 2eVME Fast
 81 → 2eSST 160
 91 → 2eSST 233
 a1 → 2eSST 320

The <src_addr> and <des_addr> parameters are the address offsets in the source and destination spaces.

Examples

Move 64 Kbytes from the VME address 0x80000000 to the kernel buffer allocated by XprsMon using VME MBLT transfer mode.

```
XprsMon>dma start 0:0 80000000:51 10000
```

3.7.2.4 Display PCI MEM address range**Command**

dp → display content of PCI addresses (MEM space)

Synopsis

```
dp.<ds>[<swap>] <start>[..end>]
```

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start offset in hexadecimal
 <end> = end offset in hexadecimal

Description

The **dp** command shall be used to perform address cycle through the PCI MEM space window of the PEV1100 FPGA PCIe End Point. It takes an address offset range as parameter. The actual location from where the data will be read depends on the initialization of the address translation table associated to the FPGA PCI MEM window. That command is useful to display the content of address ranges in resources mapped by other application. The **map** command (see §3.7.2.11) shall be used to check the actual address mapping. The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access

l → for 64 bit access

The second character (optional) shall be **s** if the data are to be displayed byte swapped (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets whose content shall be displayed. Address offsets are offset related to the PCI base address of the FPGA PCI MEM window. Physical cycles are performed according to the data size chosen.

Basically that command allows to display content of remote addresses already mapped (by other application) through the mas_32 mapping table. The map show command shall be used to display existing mapping and address offsets to be used.

Examples

XprsMon#2>**dp.w 100000**

```
0x00100000 : 00000000 00000004 00000008 0000000c .....
0x00100010 : 00000010 00000014 00000018 0000001c .....
0x00100020 : 00000020 00000024 00000028 0000002c ...$...(,...
0x00100030 : 00000030 00000034 00000038 0000003c 0...4...8...<...
XprsMon#2>
```

3.7.2.5 Display Shared Memory address range

Command

ds → display content of Shared Memory

Synopsis

ds.<ds>[<swap>] <start>[..end**>]**

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start address in hexadecimal
 <end> = end address in hexadecimal

Description

The **ds** command shall be used to display the content of shared memory address ranges.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character (optional) shall be **s** if the data are to be displayed byte swapped (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets whose content shall be displayed according to the data size chosen. Address offsets are offset related to the base address of the PEV1100 on board shared memory.

Examples

XprsMon#2>**ds.b 0**

```
0x00000000 : 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f .....
0x00000010 : 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f .....
0x00000020 : 20 21 22 23 24 25 26 27 28 29 2a 2b 2c 2d 2e 2f !"#$%&'
0x00000030 : 30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d 3e 3f 01234567
XprsMon#2>
```

3.7.2.6 Display VME address range

Command

dv → display content of VME addresses

Synopsis

dv.<ds>[<swap>] <start>[..**end**>] **m**:<mode>

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start address in hexadecimal
 <end> = end address in hexadecimal
 <mode> = address mode

Description

The **dv** command shall be used to perform PCI configuration cycles targeted to the PEV1100 FPGA PCIe End Point. It takes an address range as parameter. The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of VME address whose content shall be displayed according to the data size chosen. XprsMon creates dynamically the address mapping in order to perform the requested VME cycles.

The second parameter shall be a string defining the VME access mode:

crcsr → generate address modifier for VME64x CR/CSR (0x2f)
a16 → generate A16 data access address modifier (0x29/0x2d)
a24 → generate A24 data access address modifier (0x39/0x3d)
a32 → generate A32 data access address modifier (0x09/0x0d)
blt → generate address modifier A32/D32 block transfer (0x0b/0x0f)
mblt → generate address modifier A32/D64 block transfer (0x08/0x0c)
ao24 → generate A24 address only cycle
ao32 → generate A32 address only cycle
iack → generate VME IACK cycle

If the access mode parameter is missing the one used in the last cycle is kept. When XprsMon is launched, **a32** is selected by default.

If the address range parameter is missing, the display continues from the the address used in the last VME cycle executed.

Examples

```
XprsMon#2>dv.s 40000000..40000020
0x40000000 : 0100 0302 0504 0706 0908 0b0a 0d0c 0f0e .....
0x40000010 : 1110 1312 1514 1716 1918 1b1a 1d1c 1f1e .....
XprsMon#2>dv.ss 40000000..40000020
0x40000000 : 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f .....
0x40000010 : 1011 1213 1415 1617 1819 1a1b 1c1d 1e1f .....
XprsMon#2>dv
0x40000020 : 2021 2223 2425 2627 2829 2a2b 2c2d 2e2f ! #"%$'&)(+*-,/.
0x40000030 : 3031 3233 3435 3637 3839 3a3b 3c3d 3e3f 1032547698;:=<?>
XprsMon#2>
```

3.7.2.7 Fill System Memory address range

Command

fs → fill an address range in shared memory with a data set

Synopsis

```
fs.<ds>[<swap>] <start>[..<end>] data
```

```
where <ds>      = b,s,w, (data size 1,2,4)
      <swap>    = s if swapping is required
      <start>    = start offset in hexadecimal
      <end>      = end offset in hexadecimal
      <data>     = data set
```

Description

The **fs** command shall be used to fill a range of address in shared memory with a data set.

The command extensions is made of 1 or 2 characters. The first character can be:

```
b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access
```

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets (relative to the shared memory base address) whose content shall be initialized according to the data size chosen. XprsMon creates dynamically the address mapping in order to access the shared memory.

The second parameters defines the data set to be used to fill the address range. The syntax is made of a set identifier followed by a semi colon and one or more arguments. If the set identifier is missing, the address range is filled with a constant data.

```
<data>          → fill data set with a constant data
```

else it is filled with a data set

```
r:<seed>        → fill with pseudo random data
```

```
s:<start>..<inc> → fill with a ramp
```

```
w:<data>..<mask> → fill with a walking pattern
```

For random data set, the Linux `rand()` function is used with `<seed>` parameter as seed for the random generator. The first data of the set is the `<seed>` parameter

The ramp data set starts with the `<start>` parameter and `<inc>` parameter is used as increment to generate the next data in the set.

The walking pattern data set is calculated according to the following formula:

```
<data> XOR <mask>
```

To calculate the next data in the set, the mask is left rotated by 1 over the data size. This allows to generate a 32 bit walking 1 with

```
w:ffffff..ffffffe
```

and a walking 0 with

```
w:ffffff..1
```

Examples

```
XprsMon#2>fs.w 0..10000 w:ffffff..1
```

```
XprsMon#2>ds.w 0
```

```
0x00000000 : fffffffe fffffffd fffffffb fffffff7 .....
```

```
0x00000010 : fffffffe fffffffd fffffffb fffffff7 .....
```

```
0x00000020 : fffffffe fffffffd fffffffb fffffff7 .....
```

```
0x00000030 : fffffffe fffffffd fffffffb fffffff7 .....
```

```
XprsMon#2>
```

3.7.2.8 Fill PCI address range

Command

fp → fill an address range in FPGA PCI MEM space with a data set

Synopsis

fp.<ds>[<swap>] <start>[..

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start offset in hexadecimal
 <end> = end offset in hexadecimal
 <data> = data set

Description

The **fp** command shall be used to fill a range of address in the FPGA PCI MEM window with a data set. The actual location where the data will be written depends on the initialization of the address translation table associated to the FPGA PCI MEM window. That command is useful to initialize address ranges in resources mapped by other application. The **map** command (see §3.7.2.11) shall be used to check the actual address mapping. The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets (relative to the FPGA PCI MEM window base address) whose content shall be initialized according to the data size chosen.

The second parameters defines the data set to be used to fill the address range. The syntax is made of a set identifier followed by a semi colon and one or more arguments. If the set identifier is missing, the address range is filled with a constant data.

<data> → fill data set with a constant data
 else it is filled with a data set

r:<seed> → fill with pseudo random data
s:<start>..
w:<data>..

For random data set, the Linux rand() function is used with <seed> parameter as seed for the random generator. The first data of the set is the <seed> parameter

The ramp data set starts with the <start> parameter and <inc> parameter is used as increment to generate the next data in the set.

The walking pattern data set is calculated according to the following formula:

<data> XOR <mask>

To calculate the next data in the set, the mask is left rotated by 1 over the data size. This allows to generate a 32 bit walking 1 with

w:ffffffff..ffffffe

and a walking 0 with

w:ffffffff..1

Examples

XprsMon#2>**fp.w 100000..110000 r:12345678**

XprsMon#2>**dp.w 100000**

```
0x00100000 : 12345678 c1da14f0 623d80e6 f0cba6c2 xV4.....=b....
0x00100010 : fe38c547 7bf64f5d 1c6df870 3473d32f G.8.]0.{p.m./.s4
0x00100020 : 397915d9 a23accf0 fc887b38 7abe7811 ..y9...:8{...x.z
0x00100030 : 314a695b 8e0f2fdc 5e104039 f0307802 [iJl./..9@.^x0.
```

```
XprsMon#2>
```

3.7.2.9 Fill address range in shared memory

Command

fs → fill an address range in shared memory with a data set

Synopsis

fs.<ds>[<swap>] <start>[..**end**>] data

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start offset in hexadecimal
 <end> = end offset in hexadecimal
 <data> = data set

Description

The **fs** command shall be used to fill a range of address in shared memory with a data set.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of address offsets (relative to the shared memory base address) whose content shall be initialized according to the data size chosen. XprsMon creates dynamically the address mapping in order to access the shared memory.

The second parameters defines the data set to be used to fill the address range. The syntax is made of a set identifier followed by a semi colon and one or more arguments. If the set identifier is missing, the address range is filled with a constant data.

<data> → fill data set with a constant data

else it is filled with a data set

r:<seed> → fill with pseudo random data

s:<start>..**inc**> → fill with a ramp

w:<data>..**mask**> → fill with a walking pattern

For random data set, the Linux rand() function is used with <seed> parameter as seed for the random generator. The first data of the set is the <seed> parameter

The ramp data set starts with the <start> parameter and <inc> parameter is used as increment to generate the next data in the set.

The walking pattern data set is calculated according to the following formula:

<data> XOR <mask>

To calculate the next data in the set, the mask is left rotated by 1 over the data size. This allows to generate a 32 bit walking 1 with

w:ffffffff..fffffffe

and a walking 0 with

w:ffffffff..1

Examples

```
XprsMon#2>fs.s 0..10000 s:0..2
```

```
XprsMon#2>ds.s 0
```



```

0x00000000 : 0000 0002 0004 0006 0008 000a 000c 000e .....
0x00000010 : 0010 0012 0014 0016 0018 001a 001c 001e .....
0x00000020 : 0020 0022 0024 0026 0028 002a 002c 002e .".$.&.(.*.,...
0x00000030 : 0030 0032 0034 0036 0038 003a 003c 003e 0.2.4.6.8.:.<.>.
XprsMon#2>

```

3.7.2.10 Fill VME address range

Command

fv → fill a VME address range with a data set

Synopsis

fv.<ds>[<swap>] <start>[..**end**>] data [**m**:<mode>]

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <start> = start address in hexadecimal
 <end> = end address in hexadecimal
 <data> = data set
 <mode> = address mode

Description

The **fv** command shall be used to fill a range of VME address with a data set.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access
l → for 64 bit access

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be a range of VME address whose content shall be initialized according to the data size chosen. XprsMon creates dynamically the address mapping in order to perform the requested VME cycles.

The second parameters defines the data set to be used to fill the address range. The syntax is made of a set identifier followed by a semi colon and one or more arguments. If the set identifier is missing, the address range is filled with a constant data.

<data> → fill data set with a constant data

else it is filled with a data set

r:<seed> → fill with pseudo random data

s:<start>..**inc**> → fill with a ramp

w:<data>..**mask**> → fill with a walking pattern

For random data set, the Linux rand() function is used with <seed> parameter as seed for the random generator. The first data of the set is the <seed> parameter

The ramp data set starts with the <start> parameter and <inc> parameter is used as increment to generate the next data in the set.

The walking pattern data set is calculated according to the following formula:

<data> XOR <mask>

To calculate the next data in the set, the mask is left rotated by 1 over the data size. This allows to generate a 32 bit walking 1 with

w:ffffffff..fffffffe

and a walking 0 with

w:ffffffff..1

The third parameter shall be a string defining the VME access mode:

```

crcsr → generate address modifier for VME64x CR/CSR (0x2f)
a16   → generate A16 data access address modifier (0x29/0x2d)
a24   → generate A24 data access address modifier (0x39/0x3d)
a32   → generate A32 data access address modifier (0x09/0x0d)
blt   → generate address modifier A32/D32 block transfer (0x0b/0x0f)
mblt  → generate address modifier A32/D64 block transfer (0x08/0x0c)
ao24  → generate A24 address only cycle
ao32  → generate A32 address only cycle
iack  → generate VME IACK cycle

```

If the access mode parameter is missing the one used in the last VME cycle is kept. When XprsMon is launched, **a32** is selected by default.

Examples

```

XprsMon#2>fv.w 40000000..40010000 w:ffffff..ffffffe
XprsMon#2>dv.w 40000000
0x40000000 : 00000001 00000002 00000004 00000008 .....
0x40000010 : 00000010 00000020 00000040 00000080 .... ..@.....
0x40000020 : 00000100 00000200 00000400 00000800 .....
0x40000030 : 00001000 00002000 00004000 00008000 ..... ..@.....
XprsMon#2>

```

3.7.2.11 Managing address mapping

Command

map → handle address mapping

Synopsis

map <operation> <map identifier>

where <operation> operation to be perform
 <map identifier> string identifying the mapping

Description

The **map** command shall be used to handle the PEV1100 address mapping tables. The **show** operation displays the PEV1100 current mapping information for the table identified by the <map identifier> parameter:

```

mas_32 → mapping in PCI MEM space
mas_64 → mapping in PCI PMEM space
slv_vme → mapping in VME slave interface

```

If no map identifier is given, all maps are shown.

The **clear** operation resets all pages in the translation table identified by the <map identifier> parameter. This destroy all mapping previously performed by any application and should be used only as a last resort operation.

Examples

```
XprsMon#2>map show
```

```

+=====+
+ Map Name : mas_32
+-----+-----+-----+-----+-----+-----+
| offset | flag | usr | size | remote address | mode |
+-----+-----+-----+-----+-----+-----+
| 00000000 | 01 | 01 | 00100000 | 0000000000000000 | 2003 | SHM
| 00100000 | 01 | 01 | 00100000 | 0000000000000000 | 1303 | VME A32
+-----+-----+-----+-----+-----+-----+
+ Map Name : mas_64
+-----+-----+-----+-----+-----+-----+
| offset | flag | usr | size | remote address | mode |

```

```

+-----+-----+-----+-----+-----+-----+
+=====+
+ Map Name : slv_vme
+-----+-----+-----+-----+-----+-----+
| offset | flag | usr | size | remote address | mode |
+-----+-----+-----+-----+-----+-----+
| 00000000 | 01 | 01 | 00100000 | 0000000000000000 | 2003 | SHM
| 00100000 | 01 | 01 | 00100000 | 0000000002d00000 | 0003 | PCIe

XprsMon#2>map show mas_32

+=====+
+ Map Name : mas_32
+-----+-----+-----+-----+-----+-----+
| offset | flag | usr | size | remote address | mode |
+-----+-----+-----+-----+-----+-----+
| 00000000 | 01 | 01 | 00100000 | 0000000000000000 | 2003 | SHM
| 00100000 | 01 | 01 | 00100000 | 0000000000000000 | 1303 | VME A32

XprsMon#2>

```

3.7.2.12 Patch PCI configuration register

Command

pc → read/write data from/to PEV1100 PCI configuration space

Synopsis

pc.<ds>[<swap>] <reg> [<data>]

where <ds> = b,s,w, (data size 1,2,4)

<swap> = s if swapping is required

<reg> = register offset in hexadecimal

<data> = data in hexadecimal [write cycle]

Description

The **pc** command shall be used to perform PCI configuration cycles targeted to the PEV1100 FPGA PCIe End Point. It takes up to 2 parameters.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access

c → for 16 bit access

w → for 32 bit access

The second character (optional) shall be **s** if the data are to be byte swapped before being written or displayed (meaningful only for 16, 32 and 64 bits accesses).

The first parameter shall be the address offset of the configuration register to be accessed.

The second parameter shall be the data to write in the register. If it is missing, XprsMon performs a read cycle on the register, displays the data and prompt for a new data to overwrite the register. To return to the command interpreter enter the "." character. If you enter CR (Carriage Return), XprsMon will read the register at <reg>+<ds> and display its current value.

Examples

```

XprsMon#2>pc.s 0
0x00000000 : 7357 ->
0x00000002 : 1100 -> .
XprsMon#2>

```

3.7.2.13 Patch PCI address in the FPGA End Point IO space

Command

pio → read/write data from/to PEV1100 PCI IO space

Synopsis

pio.<ds>[<swap>] <offset> [<data>]

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <offset> = address offset in hexadecimal
 <data> = data in hexadecimal [write cycle]

Description

The **pio** command shall be used to perform PCI IO cycles targeted to the PEV1100 FPGA PCIe End Point. It takes up to 2 parameters. The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access

The second character (optional) shall be **s** if the data are to be byte swapped before being written or displayed (meaningful only for 16, 32 and 64 bits accesses).

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16 and 32 bits accesses).

The first parameter shall be the address offset in PCI MEM space to be accessed.

The second parameter shall be the data to write in the address offset. If it is missing, XprsMon performs a read cycle on the register, displays the data and prompt for a new data to overwrite the register. To return to the command interpreter enter the "." character. If you enter CR (Carriage Return), XprsMon will read the register at <reg>+<ds> and display its current value.

Examples

XprsMon>

3.7.2.14 Patch PCI address in the FPGA End Point MEM space (BAR#2)

Command

pp → read/write data from/to PEV1100 PCI MEM space

Synopsis

pp.<ds>[<swap>] <offset> [<data>]

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <offset> = address offset in hexadecimal
 <data> = data in hexadecimal [write cycle]

Description

The **pp** command shall be used to perform PCI MEM cycles targeted to the PEV1100 FPGA PCIe End Point. It takes up to 2 parameters.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access

The second character (optional) shall be **s** if the data are to be byte swapped before being written or displayed (meaningful only for 16, 32 and 64 bits accesses).

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16 and 32 bits accesses).

The first parameter shall be the address offset in PCI MEM space to be accessed.

The second parameter shall be the data to write in the address offset. If it is missing, XprsMon performs a read cycle on the register, displays the data and prompt for a new data to overwrite the register. To return to the command interpreter enter the "." character. If you enter CR (Carriage Return), XprsMon will read the register at <reg>+<ds> and display its current value.

Examples

XprsMon#2>map show mas_32

```
+=====+
+ Map Name : mas_32
+-----+-----+-----+-----+-----+-----+
| offset | flag | usr | size | remote address | mode |
+-----+-----+-----+-----+-----+-----+
| 00000000 | 01 | 01 | 00100000 | 0000000000000000 | 2003 | SHM
| 00100000 | 01 | 01 | 00100000 | 0000000040000000 | 1303 | VME A32
```

XprsMon#2>pp.w 100000

0x00100000 : 00000001 -> 12345678.

0x00100004 : 00000002 -> .

XprsMon#2>pp.w 100000

0x00100000 : 12345678 ->

0x00100004 : 00000002 -> .

XprsMon#2>

3.7.2.15 Patch an address on the VME bus

Command

pv → read/write data from/to VME bus

Synopsis

pv.<ds>[<swap>] <vme_addr> [<data>] [m:<mode>]

where <ds> = b,s,w, (data size 1,2,4)

<swap> = s if swapping is required

<vme_addr> = VME address in hexadecimal

<data> = data in hexadecimal [write cycle]

<mode> = VME access mode

Description

The **pv** command shall be used to perform VME cycles through the PEV1100. It takes up to 3 parameters.

The command extensions is made of 1 or 2 characters. The first character can be:

b → for byte access
c → for 16 bit access
w → for 32 bit access

The second character (optional) shall be **s** if the data are to be byte swapped before being written or displayed (meaningful only for 16, 32 and 64 bits accesses).

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16 and 32 bits accesses).

The first parameter shall be the VME address.

The second parameter shall be the data to write in the VME address. If it is missing or equal to '?', XprsMon performs a read cycle on the register, displays the data and prompt for a new data to overwrite the register. To return to the command interpreter enter the "." character. If you enter CR (Carriage Return), XprsMon will read the register at <reg>+<ds> and display its current value.

The third parameter shall be a string defining the VME access mode:

```
crcsr → generate address modifier for VME64x CR/CSR (0x2f)
a16  → generate A16 data access address modifier (0x29/0x2d)
a24  → generate A24 data access address modifier (0x39/0x3d)
a32  → generate A32 data access address modifier (0x09/0x0d)
blt  → generate address modifier A32/D32 block transfer (0x0b/0x0f)
mblt → generate address modifier A32/D64 block transfer (0x08/0x0c)
ao24 → generate A24 address only cycle
ao32 → generate A32 address only cycle
iack → generate VME IACK cycle
```

If the access mode parameter is missing the one used the last time a VME cycle was executed is kept. When XprsMon is launched, **a32** is selected by default.

Examples

```
XprsMon#2>pv.w 40000000 ? m:a32
0x40000000 : 12345678 -> 0
0x40000004 : 00000002 -> .
XprsMon#2>pv.w 40000000
0x40000000 : 00000000 ->
0x40000004 : 00000002 -> .
XprsMon#2>
```

3.7.2.16 Patch PEX8624 registers

Command

px → read/write data from/to PEV1100 PCI MEM space

Synopsis

px.<ds>[<swap>] <offset> [<data>]

where <ds> = b,s,w, (data size 1,2,4)
 <swap> = s if swapping is required
 <offset> = address offset in hexadecimal
 <data> = data in hexadecimal [write cycle]

Description

The **px** command allow to access the PEX8624 internal registers by performing PCI MEM cycles in its address space. It takes up to 2 parameters.

The command extensions is made of 1 or 2 characters. The first character can be:

```
b → for byte access
c → for 16 bit access
w → for 32 bit access
```

The second character (optional) shall be **s** if the data are to be byte swapped before being written or displayed (meaningful only for 16, 32 and 64 bits accesses).

The second character is optional and shall be **s** if byte swapping is required (meaningful only for 16 and 32 bits accesses).
 The first parameter shall be the address offset in PCI MEM space to be accessed.
 The second parameter shall be the data to write at the address offset. If it is missing, XprsMon performs a read cycle on the register, displays the data and prompt for a new data to overwrite the register. To return to the command interpreter enter the "." character. If you enter CR (Carriage Return), XprsMon will read the register at <reg>+<ds> and display its current value.

Examples

```
XprsMon#2>px.s 0
0x00000000 : 10b5 ->
0x00000002 : 8624 -> .
XprsMon#2>
```

3.7.2.17 SFLASH operations

Command

sflash → perform SFLASH operation

Synopsis

sflash <operation> [<para#1>][<para#2>][<para#3>]

where <operation> is the operation to be performed

id → shows the SFLASH identifier
load → loads an FPGA bitstream file in SFLASH
sign → shows signature of FPGA loaded in SFLASH
read → read SFLASH content

Description

The **sflash** command allows to manage the PEV1100 SFLASH.
 The **id** operation displays the SFLASH device hardware identifier
 The **load** operation reads a file from the file system and writes it in the SFLASH device according to the following syntax:
sflash load offset filename
 The **read** operation displays the timer current value in msec and usec.

Examples

```
XprsMon#2>sflash id
SFLASH identifier 20:20:18
XprsMon#2>sflash sign fpga#1
FPGA#1 Signature at offset 0x3f0000

+ company:IOxOS Technologies
+ board:PEV1100
+ filename:pev1100_070509a.sfl
+ creation:Fri Aug 28 15:07:37 2009

+ mcs_file:pev1100_070509a.mcs
+ mcs_devname:XC5VLX30T
+ mcs_devid:0x02a6e093
+ mcs_offset:0x000000
+ mcs_size:0x11dfc0
+ mcs_checksum:0xcbde562a
+ mcs_creation:Fri Aug 28 15:06:01 2009
```

```
+ fsm_file:pev_init.fsm
+ fsm_offset:0x1c0000
+ fsm_size:0x000278
+ fsm_checksum:0xcc952770
+ fsm_creation:Wed Sep 17 15:43:36 2008
```

```
XprsMon#2>
```

3.7.2.18 Local Timer operations

Command

timer → perform timer operation

Synopsis

timer <operation>]

where <operation> is the operation to be performed

start → starts the timer

stop → stops the timer

read → read the timer current value

Description

The **timer** command allows to manage the PEV1100 local timer.

The **start** operation starts the timer.

The **stop** operation stops the timer.

The **read** operation displays the timer current value in msec and usec.

Examples

```
XprsMon#2>timer start
XprsMon#2>timer read
current timer value : 3520.834500 msec
XprsMon#2>timer read
current timer value : 5648.904840 msec
XprsMon#2>timer stop
XprsMon#2>timer read
current timer value : 8352.000000 msec
XprsMon#2>timer read
current timer value : 8352.000000 msec
XprsMon#2>
```

3.7.2.19 Test Control

Command

tinit → launch test program

Synopsis

tinit [<testfile>]

where <testfile> is the test program to be launched

Description

The **tinit** command launches the test program testfile in a xterm window. If no testfile is given, the `./PevTst` is used as test program.. When the test program is launched, a bidirectional pipe is created by XprsMon to establish a communication channel. This channel is used by XprsMon to pass the commands **tlist**, **tset**, **tstart** and **tkill** to the test program.

Examples

```
XprsMon#2>tinit ./PevTst
XprsTst->Launching:./PevTst XprsTst.cfg 5 8->Done:./PevTst 8594
XprsMon#2>
```

3.7.2.20 VME interface configuration**Command**

vme → handle VME interface

Synopsis

vme <operation>]

where <operation> is the operation to be performed

conf → configure interface parameters

Description

The **conf** operation allows to configure the following parameters on the VME interface:

a32 base address

a32 window size

If bit 0 of a32_size is set, the slave interface is enabled with a 1 Mbytes granularity. Otherwise a 16 Mbytes granularity is used. That operation updates the hardware registers controlling the VME slave interface.

If granularity mode is changed, the **init** command shall be used to re-initialize the VME slave interface according to the current setting of the hardware registers. That command destroys all existing address mapping.

Examples

```
XprsMon#2>vme conf
VME configuration
a32_base [20000000] ->
a32_size [10000000] -> 8000000
XprsMon#2>vme conf
VME configuration
a32_base [20000000] ->
a32_size [08000000] ->
XprsMon#1>vme init
VME INIT...
XprsMon#2>
```

3.7.2.21 TTY operations**Command**

tty → allow to send a string of characters on /dev/ttyUSB0

Synopsis

tty <operation> [<string>]

where <operation> is the operation to be performed
 <string> is a string of character

Description

The **tty** command allows to synchronize external devices with XprsMon using a USB to serial line converter. This can be very useful to perform automated test involving CPUs in the VME crate

The **open** operation opens the /dev/ttyUSB0 device

The **close** operation closes the /dev/ttyUSB0 device

The **send** operation sends a character string <string> to the /dev/ttyUSB0 device

Examples

XprsMon>

3.7.2.22 IDT switch configuration

Command

idt → allow to configure IDT PCI Express switch

Synopsis

idt.<x> <operation> [<para>]

where <operation> is the operation to be performed on the switch
 <string> are the operation parameters

Description

The **idt** command allows to configure the IDT PCI Express switch hosted on the IFC1210 boards.

The load command allows to load a configuration file in the EEPROM device attached to the IDT switch. It takes a filename as parameter. The file contains a sequence of ASCII strings terminated by a newline and build according to the following syntax:

port:register:value

The file loader expect hexadecimal parameters. The character '#' indicates the beginning of a comment and all following characters are not interpreted. Examples of initialization files can be found in the "cfg/idt" directory.

The **conf** operation displays the switch current configuration.

The **rid** operation allows to manage the switch request Ids mapping table.

The **init** function initialize the mapping table. It register the root complex of each enabled partition in the table and shall be executed at least once before executing any other function. The **show** function displays the list of valid entries currently stored in the table. The **add** function allows to register a new entry in the table defined by a partition number, bus number, device number and function number (<part>.<bus>.<dev>.<func>). An entry is removed from the table by the **rem** function. It take the entry index as parameter.

The **map** operation shall be used to map a BAR of an non transparent (NT) port to a remote address in another partition. It takes a BAR number and a remote address as parameters. The command extension shall be the port number. If no arguments are given, the command display the current mapping parameters of the port.

The **msg** operation shall be used to post/get messages to/from the IDT NT port message registers. Each NT port has 4 set message registers to allow inter-partition communication. The **post** function allows to write a data in an outbound register and the **get** function to read a data from an inbound register. The **status** function displays the current status of the 4 set of

registers.

Examples

XprsMon>

XprsMon#0>idt load STK2_X4X2X2.idt

Loading EEPROM from file STK2_X4X2X2.idt at offset 0 [size f7] ... -> done

XprsMon#0>

XprsMon#0>idt conf

IDT switch configuration [73571210]

part	offset	SWPARTCTL	SWPARTSTS	SWPARTFCTL
0	3e100	00000001	00004123	00000000
1	3e120	00000001	00005923	00000000

port	offset	SWPORTCTL	SWPORTSTS	SWPARTFCTL	mode	dev	part	state	width
0	3e200	00010004	40000113	00000000	Up+NT	xx	0	UP	x4
2	3e240	00010801	10020073	00000000	Down	2	0	UP	x4
4	3e280	00011001	10040073	00000000	Down	4	0	UP	x4
6	3e2c0	00011801	10060063	00000000	Down	6	0		x4
8	3e300	00012001	10080063	00000000	Down	8	0		x4
12	3e380	00013013	300c04c3	00000000	NT	xx	1		x2
14	3e3c0	00013801	100e0063	00000000	Down	14	0		x2
16	3e400	00014001	10100063	00000000	Down	16	0		x4
20	3e480	00015401	10150063	00000000	Down	21	0		x2
22	3e4c0	00015801	10160063	00000000	Down	22	0		x2

XprsMon#0>

XprsMon#0>idt rid init

NT#0 BAR0 address = 88200000

XprsMon#0>idt rid show

Requester IDs Mapping Table				
idx	part	bus	dev	fun
0	0	0	0	0
1	1	0	0	0

XprsMon#0>

XprsMon#0>idt rid add 0.3.0.0

adding RID 601 in table at offset 2

XprsMon#0>idt rid add 1.3.0.0

adding RID 20601 in table at offset 3

XprsMon#0>idt rid show

Requester IDs Mapping Table				
idx	part	bus	dev	fun
0	0	0	0	0
1	1	0	0	0
2	0	3	0	0
3	1	3	0	0

XprsMon#0>

XprsMon#0>idt.0 map

Port	BAR	loc_addr	rem_addr	size	type	mode
0	0	88200000	CSR	00001000	32	MEM
0	2	88300000	1:00000000	00100000	32	MEM
0	4	8840000c	1:00000000	00100000	64	PMEM

XprsMon#0>

XprsMon#0>**idt.12 map**

Port	BAR	loc_addr	rem_addr	size	type	mode
12	0	64200000	CSR	00001000	32	MEM
12	2	64300000	0:00000000	00100000	32	MEM
12	4	6440000c	0:00000000	00100000	64	PMEM

XprsMon#0>**idt.12 map BAR2 80000000**

Port	BAR	loc_addr	rem_addr	size	type	mode
12	2	64300000	0:80000000	00100000	32	MEM

XprsMon#0>**idt.12 map**

Port	BAR	loc_addr	rem_addr	size	type	mode
12	0	64200000	CSR	00001000	32	MEM
12	2	64300000	0:80000000	00100000	32	MEM
12	4	6440000c	0:00000000	00100000	64	PMEM

XprsMon#0>

XprsMon#0>**idt.0 msg status**

idx	msgout	msgin	state
0	00000000	00000000	empty
1	00000000	00000000	empty
2	00000000	00000000	empty
3	00000000	00000000	empty

XprsMon#0>**idt.12 msg status**

idx	msgout	msgin	state
0	00000000	00000000	empty
1	00000000	00000000	empty
2	00000000	00000000	empty
3	00000000	00000000	empty

XprsMon#0>**idt.0 msg0 post 12345678**

msg0 : post OK

XprsMon#0>**idt.0 msg status**

idx	msgout	msgin	state
0	12345678	00000000	empty
1	00000000	00000000	empty
2	00000000	00000000	empty
3	00000000	00000000	empty

XprsMon#0>**idt.12 msg status**

idx	msgout	msgin	state
-----	--------	-------	-------

```
+-----+-----+-----+-----+
|  0 | 00000000 | 12345678 | full |
|  1 | 00000000 | 00000000 | empty|
|  2 | 00000000 | 00000000 | empty|
|  3 | 00000000 | 00000000 | empty|
+-----+-----+-----+-----+
XprsMon#0>idt.12 msg0 get
msg0 : 12345678 [full]
XprsMon#0>idt.12 msg status
+-----+-----+-----+-----+
| idx | msgout | msgin | state |
+-----+-----+-----+-----+
|  0 | 00000000 | 12345678 | empty|
|  1 | 00000000 | 00000000 | empty|
|  2 | 00000000 | 00000000 | empty|
|  3 | 00000000 | 00000000 | empty|
+-----+-----+-----+-----+
XprsMon#0>
```