{"payload":{"header_redesign_enabled":false,"results":[{"id":"153099393","archived":false,"color":"#adb2cb","followers":24,"has_funding_file":false,"hl_name":"paulscherrerinstitute/psi_common","hl_trunc_description":"Common elements for FPGA Design (FIFOs, RAMs, etc.)","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":153099393,"name":"psi_common","owner_id":5499953,"owner_login":"paulscherrerinstitute","updated_at":"2024-06-06T08:23:22.183Z","has_issues":true}},"sponsorable":false,"topics":["fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apaulscherrerinstitute%252Fpsi_common%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/paulscherrerinstitute/psi_common/star":{"post":"4DHyUd5hhlPDm32BfQ2TT90C0jLHSFgDQYJOVlKCB_NNa_hluuG9rubPO8z-4j45qJ1Dq-496QTgK-Vd_-NWAg"},"/paulscherrerinstitute/psi_common/unstar":{"post":"NehOuLy_8zB_5JFBn_1uxcBq-Lja4e6NmCIPL_oXXdOGRCMN_VZvMCgVvPas4uV2T9M_GhP_i6gkKnMaZltyFA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_3FYgH8Jhmn9HMsw9W4SxA9QNN-s-A66Z_E_Ui6jKF_KOnUW2o72CPWuKUhvE5TFIfCz_kxZ0uXd8HgcRrFnoQ"}}},"title":"Repository search results"}