

COMX - 35

Technical

manual

Table of Contents

1. General Technical Information
2. Principles of Operation
3. Expansion Guide
4. System Software Bulletine Issue I + II

COMX 35

General Technical Information

Power : unregulated DC 9V from external 4.5VA AC/DC adaptor current consumption \leq 200 mA

Crystal Oscillation frequencies :

PAL models = 8.867236 MHZ
5.626 MHZ

NTSC models = 7.15909 MHZ
5.67 MHZ

Processor clock frequencies :

PAL models = 2.813 MHZ
NTSC models = 2.835 MHZ

Processor bus cycle frequencies :

PAL models = 351.6 KHZ
NTSC models = 354.4 KHZ

Memory cycle frequencies :

PAL models = 351.6 KHZ
NTSC models = 354.4 KHZ

RF TV output frequencies :

UHF = 591.25 MHZ (1mV)
VHF = 61.25 MHZ (1mV)

Cassette I/O baud rate (frequencies) \sim 2 KHZ

Processor : 1802A

Date transfer rate : 351.6 bytes/sec maximum

Memory capacity : 35K bytes (standard)

67K bytes (expanded)

Audio Speaker Output : $\frac{1}{4}$ watt

General

Circuit composition : Resistor, capacitor, inductor, diode and IC
(majority CMOS; others NMOS, TTL and linear)

Memory composition : 16K bytes NMOS ROM
3-4 kilo bytes CMOS static RAM
32K bytes NMOS Dynamic RAM

Operational Technical Information

Dynamic memory refresh : by cycle steal DMA

Keyboard scanning : by dedicated self-scanning keyboard encoder.

Screen scanning : by video display controller.

Screen updating : buffer, interrupt driven.

Keyboard input : pseudo-interrupt driven.

Audio output : hardware generated.

Cassette I/O : software driven.

Table of Contents

1. General Technical Information
2. Principles of Operation
3. Expansion Guide
4. System Software Bulletin Issue I + II

COMX 35

PRINCIPLES OF OPERATION

Copy right © 1983 By
Comx World Operations Ltd.
Hong Kong

CONTENTS

1. *Introduction*
2. *Power Supply Unit*
3. *Audio Amplifier*
4. *Reset Circuit*
5. *Keyboard Encoder*
6. *PAL/NTSC Selection*
7. *Cassette Interface*
8. *Microprocessor and Associated Circuit*
 - 8.1 *Instruction Execution Sequence*
9. *Video Interface System (VIS)*
 - 9.1 *Writing to page memory*
 - 9.2 *Writing to character definition memory*
10. *Dynamic RAM Subsystem*
11. *Interrupt and DMA Circuit Operation*
12. *Power-up Self-diagnostic Routine*

Introduction


The hardware description of COMX 35 is divided into 10 sections and the operating principles of each subsystem is explained in sufficient details. Readers with fundamental understanding of any microprocessor should be able to understand the operating principle of the COMX 35 after reading this.

All service personnel should read this note before attempting to repair a COMX 35 computer.

2. Power Supply Unit

The COMX 35 comes with a wall-mounted AC adaptor which is rated at DC 9V(or 12V), 500mA (or 800mA). Power is fed to the COMX 35 through a standard DC power plug. Polarity is "centre-positive".


The output from the AC adaptor is fed to the audio amplifier IC and "pin C" of the expansion socket. All digital circuitries are operated under +5V DC power sourced by a 3-pin IC regulator. The DC adaptor supplies rectified unregulated DC input power to the regulator which gives a regulated 5V output. For this regulator to maintain a stable 5V output, the input must be kept at 7V or higher at all times



The two capacitors (c29,c32) are used to maintain the stability of the regulator IC. Unwanted parasitic output oscillation MAY result if these two capacitors are faulty.

NOTE : The AC adaptor must be plugged firmly into a wall socket. A loose connection WILL result in momentary (eg a few millisecond) open circuit and loss of power supply. This is the most common cause of error in the computer's operation.

Power-line noise generated by some home appliances (e.g. motor, hair dryer, air-conditioner during switch on) can also cause error in the computer's operation. Try not to plug the AC adaptor into the SAME power line shared by these home appliances. If problem still exist, install noise-filter in between the wall outlet and the AC adaptor.




These filter can provide 30-50 dB attenuation to noise in frequency range of about 100 KHz to 30 MHz. In Hong Kong, a 200V, 3A line filter is retailed at about US\$4.00 - US\$5.00.

This is the price of a bare unit, i.e. without sockets, casing, etc.



3. Audio Amplifier

The audio section consists of one LM386 amplifier IC. Its input section consists of 3 resistors, R25-R27. This section determines the gain factor of the amplifier. Power is connected to pin 6 and is directly supplied by the AC adaptor. Pin 5 is the output pin and should stay at half the supply voltage when there is no input signal. C24 and C25 are used to eliminate parasitic oscillation. The capacitor connected to pin 7 eliminate 50/60 Hz HUM induced by power supply ripple.



4. Reset Circuit

This circuit is used to generate a sharp reset pulse at a delayed period after power up. R_1 and C_1 provide the necessary delay. C_2 is used to speed up the "zero to one" transition and provide a sharp, glitch-free output.



5. Keyboard Encoder

COMX 35 use a matrix keyboard and is scanned by the hardware keyboard encoder (U4). U4 is clocked by TPB (pin 34) and will give a low output on DA (pin 33) line after a key is pressed. This is used to tell the CPU that a key has been pressed. The CPU then read this key with an "INPUT 3" instruction and a low is generated on CS1, pin 21 during the read process. RPT (pin 35) is used for AUTO REPEAT function. R31 and C14 is the hardware debounce timing circuit. The capacitor is discharged on each key press. The keyboard encoder is checked (by the interrupt routine) after the completion of each TV frame (1/50 sec in PAL mode, 1/60 sec in NTSC mode).

6. PAL/NTSC Selection

The COMX 35 computer will automatically select itself to be operated in PAL or NTSC scanning modes depending on the polarity of CR2 and pin 32 of U1.

In PAL mode, the two horizontal lines in the COMX sign (appears after power-up or reset) will become GREEN. In NTSC mode, they become YELLOW.

Pin 39 of CDP1870 should be HIGH for PAL mode. It should be LOW for NTSC mode. The system parameter stored at location 41CA (HEX) will be equal to 9 in PAL mode. It will be equal to 8 in NTSC mode.

7. Cassette Interface

The cassette output circuit consists of one section of U30 and its associated voltage divider. This circuit round the corners of square wave and attenuates it to provide a level suitable for feeding into the M/C input of an ordinary cassette recorder.


The cassette input section is a wave-shaping circuit; it derives a square wave signal from the analogue signal provided by an ordinary cassette recorder. It expects an input signal equal to or higher than 3V (peak-to-peak).

If C36 is open-circuited, the error rate of cassette playback will be increased.

8. Microprocessor and Associated Circuit

This is the heart and "master" of the COMX 35 computer; all other devices are under its control to perform various functions.

The various pin of the CPU can be functionally grouped as shown in the diagram.




FUNCTIONS OF CPU PINS

8.1 Instruction Execution Sequence

In order to execute a machine language instruction, the CPU (CDP1802A) has to perform the following steps :

- (a) Send out the higher 8 bits address of the program counter through the multiplexed address bus (MA₀ to MA₇)
- (b) When the higher address (A₈ to A₁₅) bits have become stable on the MA₀ to MA₇ lines, a HIGH pulse is sent on TPA line. This pulse will clock the A₈ to A₁₅ into address latches (U13, U9).
- (c) MRD line become LOW to indicate a memory READ operation.
- (d) The CPU then outputs the lower address (A₀ to A₇) through the multiplexed address lines (MA₀ to MA₇).
- (e) External address decoding circuit will detect whether the address range falls into the address range of a particular IC (e.g ROM, U21). The particular IC will be enabled if the address matches.
- (f) The selected (address matched) IC will then send out data into the data bus of the CPU.
- (g) The data is strobed into the CPU during the falling edge of TPB (timing pulse B).
- (h) The CPU will then decode the machine instruction represented by the op-code just latched in and perform various task as instructed.



Having explain the basic operation of the CPU, we can then proceed to discuss the necessary conditions that must be satisfied before the CPU can function :

- (a) *Obviously, the CPU must have +5V power and clock signal.*
- (b) *Clear, wait, DMA IN, DMA out and interrupt must be in normal states.*
- (c) *The data bus must be clear from faults. No data line can be short-circuited to positive power supply or ground. They must not be short-circuited to other signal lines as well. The CPU will read in a wrong "op-code" if the data lines has fault(s). The CPU will not perform properly since it will receive "WRONG INSTRUCTIONS".*
- (d) *The MRD line must be free from fault.*
- (e) *The lower address line must be free from faults. Sometime, the CPU can still execute a short program when a high address line is short-circuited to ground. The power-up routine is specially written so that all or part of it will execute correctly even when there exists some minor circuit faults.*

This routine also has build-in diagnostic functions. It will give useful indication as regard to the nature of fault of the COMX 35 computer.

9. Video Interface System (VIS)

This is the video and sound generating system. Moreover, it also generates several essential timing pulses for various parts of the COMX 35 computer.

The dot crystal (YZ) generate the basic timing signal for the whole COMX 35 computer. It is used to derive all timing signals (e.g horizontal and vertical sync.) in the TV signal. The dot crystal oscillates at about 5.6 MHZ, this signal is divided by 2 and outputs through pin 38 of CDP1870. This is used to clock the CPU and derive all timing pulses for memory accesses and I/O accesses.

Another important signal appears at pin 1; it will be LOW on each "display time" when the CRT controller has been programmed in on-state. This signal (50Hz for PAL, 60 Hz for NTSC mode) is used to drive the interrupt circuit and is essential for normal operation of a COMX 35.

9. Video Interface System (VIS)

U7 and U11 are "page memory" which stores the ASCII code for each character position on the screen. This memory IC is 1K x 4 bit and two IC form 1K x 8 bit system. The screen has 960 character position which corresponds to 960 byte in this two ICs. Putting a character on TV screen is done by writing the ASCII code of that character into this "page memory".


PMSEL and PMWR of CDP1269 are internally decoded to response to memory access in the page memory address region (i.e F800 (HEX) to FBBF (HEX)).

U6 is called "character memory" which store the bit-by-bit character definition of each displayable character. This memory is also called "character generator". Most computer store their character bit pattern in ROM and is not user changable. The COMX 35 use RAM to store the character definition. A default character set is copied into these character definition RAM by the RESET routine. User can redefine them by the BASIC "SHAPE" command at anytime he wants.

U14(2) and U8 are bus separators which will route the CPU data bus to the VIS subsystem during "write access" to the page memory (U7, U11). A HIGH pulse will appear at PMSEL (pin 39, CDP1869) during the access operation.

9.1 Writing to Page Memory (U7, U11)

The microprocessor address bus is decoded and fed to the address input of U7 and U11. CPU data are gated through U14(2) and U8 to reach the data input of the memory IC. Write pulse is provided through the PMWR pin of the CDP1869.



9.2 Writing To Character Definition RAM (U6)

Writing to character definition RAM is a complicate task and it involves a lot of intermediate steps. The write procedure is outlined below :

- (a) *The upper 7 address bits is first written to the page memory in a way as illustrated in previous section*
- (b) *The lower 4 address lines are feed through the CDP1869 to reach the address input of 46.*
- (c) *"character memory access mode" are turned on by programming the CDP1870. Now, CPU data bus is connected to the data bus of U6 through internal multiplexer of the CDP1870.*
- (d) *A write pulse is fed from the CMWR pin of CDP1869 to strobe the data into U6.*

10. Dynamic RAM Subsystem

This system consists mainly of eight 32K x 1 bit dynamic memory IC (U22-U29). Each IC will serve one data line.

The address inputs of dynamic RAM are multiplexed. ROW address is routed through U14(1) and U15(1) and is strobed into the internal latch of the dynamic memory by the RAS (row address strobe) pulse. ROW address is the lower 7 bit of the CPU address, i.e. A₀ to A₆. The higher address (A₈ to A₁₃) is first stored in the address latch (U9). A₁₄ is provided by the jumper J1 and A₇ provided by the MA7 line of CPU. A₇ to A₁₄ together forms the COLUMN ADDRESS input for the dynamic RAM. These "column address" is gated through U10 and U15(2) to reach the dynamic RAM inputs.

	CPU ADDRESS	GATED THROUGH
ROW ADDRESS	A ₀ to A ₆	U14(1), U15(1)
COLUMN ADDRESS	A ₇ to A ₁₄	U10 , U15(2)

10. *U12 is a timing signal generator. It is clocked by signal at pin 9 and generate a series of timing pulses for the operation of the dynamic RAM and their associated buffers.*
- U18 is an CPU address decoder. It decodes address for dynamic RAM and ROM. It will generate enable pulse for the appropriate IC when the CPU give an address corresponds to the address range of a particular IC.*

11. Interrupt And DMA Circuit Operation

Many home/personal computers suffers from INPUT/OUTPUT overheads. In COMX 35 this is minimized by implementing buffered interrupt-driven screen and pseudo interrupt-driven keyboard input.

In the process of generating vertical-sync for the video display, the CDP1870 provides a PREDISPLAY signal which envelops the timing period during video display scanning. When this signal is inactive (HIGH), the character memory and the page memory are free for access. If the output software waits for free accesses to these memories, CPU time will be wasted.

In COMX 35, the display output routine does not access the screen memory directly. Instead, the output characters are buffered in a FIFO memory. Interrupts are generated by the PREDISPLAY signal (60 Hz/50Hz). The interrupt routine will flush the output characters in the FIFO memory into the page memory at the appropriate screen locations. Before returning back to the BASIC interpreter, the keyboard encoder is checked for key entries. Any keyboard input will be passed to a one-byte input memory buffer. BASIC will check this buffer whenever it proceeds to a new program line. Any 'ESC' key press will inhibit BASIC to continue onto the next line and thus breaking a BASIC program.

The interrupt-handing hardware normally operates in the following manner :

- (1) CDP1870 generates a LOW on PREDISPLAY (Pin 1)
- (2) The signal goes to Pin 11 of U19 (FLIP-FLOP) and clocks its outputs pin 15 LOW (provided IDEN becomes LOW after power-up. Will be explained in section 12)
- (3) CPU Pin 36 (INT) is driven low through CR1. The running program will be interrupted if the interrupt enable flag inside the CPU is set HIGH. (Note: During power-up sequence, the CPU will not respond to INTERRUPT even the INT line is driven LOW).
- (4) When the CPU responds to an interrupt, external hardware is notified by SC0 and SC1 (state codes). U16 decodes these state code signals and generates an interrupt acknowledge pulse on output Pin 7. This signal will drive Pin 8 of U19 and releases the INT line.

- (5) To prevent interrupts occurring during RESET period and power up routine. Output of U19 Pin 15 is held HIGH by a HIGH input on Pin 8. This is driven by U16 Pin 12 which is set LOW whenever

CLEAR = Ø

or *IDEN* = 1
or *IACK* = 1

- (6) The above process take place in several microseconds and repeats at a rate of 50/60Hz. This is hardly seen on an oscilloscope without delay-sweep or storage. However a logic probe (pulse stretcher) may be used to detect the presence of these short pulses.

Dynamic memory in COMX 35 is refreshed by DMA. An external counter (U20) is implemented to count on "execution cycles" and generate DMA OUT requests to the CPU. Upon acknowledging a DMA OUT request, the CPU will exercise a dummy memory read cycle at an address of value given by the DMA register. The DMA register ($R(\emptyset)$) will auto-increment after each DMA cycle.

However, $R(\emptyset)$ is also used as program counter on power-up. To avoid instructions being skipped before another register $R(n)$ is employed for program counter, U20 is held static by CLEAR at pin 6 and \overline{IDEN} at Pin 9.

Output pin 13 and pin 2 of U20 should be free-running pulses during normal operation after the power up routine.

IDEN - Interrupts and DMA enable (ACTIVE LOW) signal is the master controlling signal over the interrupt and DMA supporting hardware. This signal is HIGH (inactive) during RESET and Power-up routine to suppress interrupt and DMA activity before the CPU is ready to handle them. This signal will go LOW (active) after the power-up/RESET routine and stays LOW unless the COMX 35 is RESET again manually or powered-down.

12. Power-up Self-Diagnostic Routine

(ROM source listing line numbers are given for reference only)

(1) Line 41

Starting at location \$0000, six no operation instructions (NOP : \$C4) are used to allow pending DMA requests to be cleared. Even if any of these instructions are skipped, program flow will not be disturbed.

(2) Line 42-43

$R(B)$ is set up as program counter. This is done to release $R(\emptyset)$ for DMA activity afterwards.

(3) Line 49-54

Turn on high tone and stack pointer is initialized
((Note CDP1869 & CDP1870 are accessed for the first time))

(4) Line 28-109

System parameters are initialized with default values from ROM. CPU records NTSC/PAL diode installation by checking EF2 ((DRAM is being accessed here for the first time))

(5) Line 112-117

Screen memory (page memory) is initialized with \$20(SPACES).
((Page memory is accessed here for the first time))

(6) Line 119-125

Q line (pin 4 of CPU) will be set HIGH and then set low. This will clock U19(1) and \overline{IDEN} will become LOW.
((A very short HIGH pulse appears on Q line. U20 begins to count and DMA action starts))

(7) Line 127-146

Character memory is initialized by copying the character definition table from ROM.
DRAM is used here. If fault exists on data lines between CDP1870 and character RAM, destorted characters will be seen after screen is turned-on at line 218.
((character memory is first accessed there))

(8) Line 112-209

Page memory is rewritten with 'COMX' logo pattern. Different colour horizontal bars is used to distinguish between NTSC-PAL framing.

NTSC : - YELLOW/CYAN BAR

PAL : - GREEN /BLUE BAR

(9) Line 218

Screen is turned on now.

((coloured COMX logo is seen on the screen now))

(10) Line 224-235

Two tone bursts are produced with decaying amplitudes.

(11) Line 250-267

Colour of COMX logo is changed around every seven seconds. Keyboard is continuously monitored. If any key other than 'SPACE' is pressed, the system will proceed to bring up BASIC.

(12) Line 268-213


Screen is cleared first.

Display colour is changed to normal CYAN/WHITE.

Bring up BASIC

Note : - DRAM integrity is essential for start-up of BASIC.

- Interrupt circuitry integrity is essential to display



because BASIC output is interrupt driven.

- Keyboard will be read only if interrupts occurs.

Expansion Guide

For

COMX 35

EXPANSION GUIDE

Note: To be used with I/O map, memory map and expansion socket pin assignment. Knowledge of 1802 CPU is assumed.

(A) Hardware

A.1 Expansion Bus

On COMX 35 expansion bus, Pin B and Pin 8 are used by expansion. Peripheral expansion boards should support these signals or else they will not be supported by the expansion box of COMX 35.

Pin B (DS) - This signal is generated by the electronics of the expansion box. This signal should be used to enable the devices and memory on the expansion board inserted into that connector to be mapped into the I/O space and memory space.

Therefore memory and I/O decoding of any expansion board should include this signal. However, this pin is not driven on the side connector of COMX 35. In order that an expansion board will work with COMX 35 at the absence of the expansion box, this signal should be pulled up to +5V by a resistor (typically 10K ohm).

Pin 8 (DP) - This signal should be generated by any expansion board whenever its devices and memory is being accessed. This signal will be detected by the expansion box electronics in controlling bi-directional data-buffers. This signal should be driven by open-collector driver or normally through a diode. Do not pull up.

A.2 Program in ROM/EPROM

On any expansion board, program in ROM should be mapped to address starting at \$C000 (HEXADECIMAL). Try to avoid partial decoding. Address signals A15 and A14 are present on the expansion bus. A hex-flip-flop clocked by TPA falling edge will latch A8-A13. Address range \$CXXX can then be easily decoded using OR gates only. Remember to include DS and MRD in decoding.

A.3 INPUT/OUTPUT

Input/Output ports on any expansion board must not be mapped on top of built in I/O ports of COMX 35. Decoding must include DS. Input port 2 and output port 2 are recommended to be used. For data width not more than 8-bit, information should be passed through the data bus. For input data width more than 8-bits, Input ports 4-7 can be used with information passed on data bus. For output data width more than 8-bits, CPU OUTPUT Q can be used to duplicate output port 2.

16-bit output can also be achieved by using 1802 register output as in 1869. Output port 2 can be built to latch R(X) information multiplexed on the MA lines. Note that upper-byte is latched first. When 1802 outputs, memory will be read at the same time. When 1802 inputs, memory will be written at the same time. Therefore one does not have to worry about memory corruption when using OUT N for output operations. However, INP N can also be used for output if the hardware is set up correctly and the software written carefully. One can use INP N for output by means of register output through MA lines. The hardware is set up to detect INP N and latch information of R(X) on the MA lines. Unfortunately a write to memory addressed by R(X) will take place at the same time. This is not a problem if the range of values of R(X) is restricted to point to areas of memory space which are non destructive (e.g. ROM, EPROM). This must be taken care by the driving software.

MRD should be used to distinguish between INP N and OUT N. Using MWR in controlling tri-state input buffers will give very short data window in writing memory. Output port should accept new data on signal edges. If a level-controlled latching output port is used, glitches may be present on the output-port outputs. Memory-mapped I/O should be avoided. In cases the user insists to implement memory mapped I/O, they should overlay them on top of the ROM/EPROM on the same expansion board. Remember to include DS in decoding.

A.4 RAM

Small amount of RAM can be obtained from system area of built-in RAM. Please check memory map and software section of this guide.

A.5 Power

Any expansion board should not draw more than 150 mA from the +5V regulated supply. Any expansion should not draw more than 250 mA from the V+ (~~±~~9V) unregulated supply. Total draw from both supplies should not exceed 250 mA.

A.6 Standard Dimension

See enclosed drawing for standard size.

A.7 Protection Cover

Comx supplies protection cover for standard size expansion boards. Minimum delivery quantity is 1000 pc.

A.8 Indicators

Two LED's should be present on an expansion board.

SELECT - Indicates that the board is selected. Normally derived from the signal DS.

ACTIVE - Indicates that the board is being accessed.

Expansion Guide

(B) SOFTWARE

B.1.0 Program ROM/EPROM Header

In order to maintain compatibility between COMX system software and software developed by add-on firms, several rules must be observed for all programs stored on add-on boards. The system will not function properly if these rules are violated.

B.1.1 Board Function Code

A '00' byte must be stored at location C000 (HEXIDECLIMAL) for boards containing ROM/EPROM.

B.1.2 Board Identification Number

Every type of add-on board should contain an identification number. When a board selection command is issued in BASIC, the system program will sequentially enable each of the boards in the expansion box and search for the existence of a board with a particular IDENTIFICATION NUMBER. When the board is found, the system will electrically enable it and make subsequent access to it. If the board with that IDENTIFICATION NUMBER does not exist in the system, BASIC will return an error message.

The board selection command must indicate the IDENTIFICATION NUMBER of the desired board. The system software will search and access it; hence the add-on board can be plugged into any slot within the expansion box.

There are totally 8 banks in the bank-switching mechanism and labeled as bank 0 to bank 7.

The IDENTIFICATION NUMBER is one byte long and located at address C001 (HEXIDECLIMAL). Hence there will be 256 (0 to 255) different ID NUMBER. Address C000 (hexidecimal) should contain 00 to signify that an ROM/EPROM exist at that location. The system software will try to modify this byte; the system software will know that it is a ROM/EPROM if the modification fails.

B.1.3 Search Mechanism

For example, 3 add-on boards has been inserted into the expansion box. They are :

SLOT NUMBER (BANK NUMBER)	BOARD ID NUMBER	BOARD TYPE
01	02	VOICE SYNTHESIZER
00	03	DISK INTERFACE
02	01	PRINTER

B.1.3 If the user wants to activate the printer in order to get a program listing, he must first find out that the ID-ENTIFICATION NUMBER of his printer interface card is equal to 1. He then issue a command : "SELECT 1".

The system program will first electrically enable bank 0 and read the ID number at location C001 (hexidecimal). The data read will be equal to 3 and fails to match the desired board ID number. The system program then de-selects bank 0 and enable bank 1 and read the ID field again. The result is 2 and no match is obtained. The system software will sequentially enable the next bank until the desired ID number is found.

B.1.4 Board Identification Assignment Scheme

If two add-on boards happens to have same ID NUMBER, only the board located at a lower bank can be found and used. Therefore, it is very essential that boards manufactured by different manufacturers must not have same IDENTIFICATION NUMBER. Moreover, if any manufacturer expects user to install 2 or more cards of the same type, he must provide some hardware options (e.g. DIP SWITCH) that can make these two or more boards appears to have different ID NUMBERS when it is being interrogated by COMX system software.

In order to avoid ID number crash, Comx World Operations Limited has taken up the regulatory responsibility. Add-on firm should consult Comx and have an ID NUMBER assigned to each of their product. These ID number should also be shown on each of the add-on cards so that the card-users can know the ID NUMBER of their cards. Since the user will not buy two functionally identical cards and install them in one system at the same time, therefore, COMX may assign identifical ID NUMBER to all functionally identical cards manufactured by different manufacturers. Hence, full functional description of an add-on card must be included in all ID NUMBER assignment application.

Command Entry Point Count

Address C002 (HEXIDECIMAL) must contain the number of user entry points of the program stored on the ROM/EPROM.

This number is to be referenced by COMX system program. Each user entry point usually performs a different task when "called" by user.

B.1.5 Identification In Plain Language

This field is 40 bytes long. Card manufacturers should include the name of the board and its ID number in this field. COMX DISK OPERATING SYSTEM will read this field and print out names of board in the system after booting. This 40 bytes must be in ASCII code and will be printed as one line after booting. Unused bytes must be filled with spaces (HEX 20)

B.1.6 Command And Execution Table

This table contains jump instructions and its associated English command keywords.

Each entry is 16 bytes long. The first 3 bytes will be a LONG BRANCH instruction. It is followed by the board ID NUMBER and a short English command string (in ASCII code). This string should be about 3-6 characters long; longer or shorter strings should be avoided if possible.

This command string should give the meaning of the function performed by this entry point clearly and concisely in plain or abbreviated English words.

This command and execution table starts at location C040 (HEX). Each entry is 16 bytes long and a maximum of 12 entries is allowed. The first entry should point to a subroutine that will call up the Nth subroutine as listed in the execution table. N is a parameter number passed in the CALL command in BASIC eg. CALL (■ C040,3) will pass control to the subroutine located at C040(HEX). It will then, in turn, pass control to the subroutine 3 in the list. Allowable parameter range is 0 to 11 inclusively.

The command and execution table contains 12 entries of 16 bytes each. The table begins at memory location C040(HEX) and ends at location C0FF(HEX).

Example : COMX 35 Standard Printer Interface Driver ROM

ADDR

C000 0001 0BFF FFFF FFFF FFFF FFFF FFFF;
C010 3030 3120 5354 414E 4441 5244 2D50 5249;
C020 4E54 4552 2049 4E54 4552 4641 4345 3A50;
C030 4152 414C 4C45 4CFF FFFF FFFF FFFF FFFF;
C040 COC4 5501 5053 454C FFFF FFFF FFFF FFFF;
C050 COC1 0301 504D 4F44 4530 FFFF FFFF FFFF;
C060 COC1 4F01 504D 4F44 4531 FFFF FFFF FFFF;
C070 COC1 1001 504D 4F44 4532 FFFF FFFF FFFF;
C080 COC1 2501 504D 4F44 4533 FFFF FFFF FFFF;
C090 COC1 3A01 504D 4F44 4534 FFFF FFFF FFFF;
COAO COC1 6201 504D 4F44 4535 FFFF FFFF FFFF;
COBO COC5 0601 4455 4D4D 59FF FFFF FFFF FFFF;
COCO COC5 0601 4455 4D4D 59FF FFFF FFFF FFFF;
CODO COC5 0601 4455 4D4D 59FF FFFF FFFF FFFF;
COEO COC4 7D01 5345 4C46 5445 5354 FFFF FFFF;
COFO COC5 0601 4455 4D4D 59FF FFFF FFFF FFFF;

ROM ID NUMBER = 1
001 STANDARD-PRINTER
INTERFACE: PARALLEL

COMMAND KEYWORD
AND EXECUTION TABLE

B.2.0 PROGRAMMING GUIDE LINES

B.2.1 Memory Configuration

Each add-on I/O board will contain at least one ROM OR EPROM containing its associated driver-program. A 2732 type (4K x 8 bits) EPROM is recommended as the availability and price of 2716 type EPROM is not stable nowadays. This memory size may be excessive in some applications, but there are ways to take advantages of this large EPROM/ROM space. The add-on board needs not contains its own RAM if the number of bytes required is not large. The driver program can use RAM in the COMX 35 basic unit.

B.2.2 RAM Area Allocation Scheme

Comx World Operations Ltd. has reserved some RAM area in the COMX 35 computer for add-on boards. In order to maintain compatibility between different add-on boards and between each add-on board and the system-program, add-on board manufacturers should contact COMX by writing or telex for RAM usage assignment if RAM inside the COMX 35 computer are to be used. COMX will assign some memory location to be used by each add-on board and make sure that all these add-on boards can be installed into one system and work properly. Basically, if two boards manufactured by different manufacturers happens to have identical functions, COMX may assign same memory locations to these two manufacturers since their products will not be put into one system and be operated at the same time. We will assign unique ID & RAM space to boards which are functionally different. Hence, we will ensure that these board will not interfere with each other and be able to work together in one system.

B.2.3 Usage for RAM Inside COMX 35

RAM area to be used by add-on boards is classified into 3 categories :

(A) SCRATCH PAD RAM (temporary storage, small size)

These area will be common to all add-on boards. The add-on-board program can access this area for temporary storage of data. Once the program finishes its job and return control to other program, this area may be used by other programs. Interrupt service routines will NOT change data stored in these area. This area is limited in size.

(B) PRIVATE RAM AREA (*Permanent storage, very small size*)

These memory locations is reserved for private use by different add-on board. These area are to be used for permanent data storage and storage of system-parameters. This area is very limited in size and the add-on board programmers are urged to make effective use of these RAM area. Usually, only a few bytes will be assigned to each add-on board.


(C) STACK MEMORY (*temporary storage, large size*)

This is the ONLY place where larger amount of memory space can be obtained for temporary storage. The add-on-board program will decrement the system stack pointer (CDP1802, register 2) and leave a empty 'STACK FRAME' for its usage. All memory access in the area will be referenced to the entry stack pointer value. The program will increment the stack pointer (by same amount as the decrement) before passing control back to the system program.

The program step will be shown as follows :


- (a) *Disable interrupt before decrementing the stack pointer to avoid wrong interrupt sequence. This is to avoid the stack pointer being changed by interrupt service occurring during stack pointer manipulation.*
- (b) *Save two registers, for example, register D and register E into system stack.*
- (c) *Copy the system stack pointer into the saved registers, Register D and Register E in this example.*
- (d) *Decrement Register 2 by the amount needed and enable interrupt again.*
- (e) *Do the processing needed; storage access will be referenced by displacement from Register D.*
- (f) *Disable interrupt.*
- (g) *Restore system stack pointer by copying Register E into Register 2.*
- (h) *Pull original contents of Register D and Register E from system stack and restore them.*
- (i) *Enable interrupt.*
- (j) *Pass control back to system program.*

The program can use standard call and return technique (SCRT) as the data will be stored in new stack locations after the stack pointer is decremented. However, the program must restore the stack before leaving. i.e. all memory locations in the new-stack area must be released.



B.2.4 MEMORY MAP OF COMX 35 RAM

ADDRESS IN HEXADECIMAL



B.2.4 MEMORY MAP OF COMX 35 RAM

The system stack pointer is set to BDFF (HEX) upon system reset. The system stack pointer will decrement as the system stack grow. The first statement of the user program is located at memory location 4400 (HEX) and user program's data are stored above the end of user program.

User can find out these pointers' value by typing 'EOP' and 'EOD'. The system will print out the values of the end of program pointer and the end of data pointer in hexadecimal numbers.

There is another BASIC function called 'MEM'. This function will return the value of memory left in the system. MEM is calculated by the formula :

$$MEM = (\text{TOP OF SYSTEM STACK}) - (271) - (\text{EOD})$$

The system has reserve 271 bytes for its stack grow area and will give a negative value of MEM when the user data has grow into its reserved area. <MEM WARN> will be displayed to warn the user of this situation. The system will crash when the user data overwrite the system stack area.

If the add-on-board uses memory location in the stack area, the user's manual must give a warning to the board user. For example, if the add-on-board needs 512 bytes of memory in stack area, it must tell the user to stop entering program into the COMX 35 when the MEM value reach 512 or less. User should be advised to type "PRINT MEM" to find out the MEM value when a large (about 30K bytes long) BASIC program is entering into the COMX 35 computer. The COMX 35 has 32 kilo bytes of program memory and user program seldom has memory shortage even if the add-on-board use up some of the stack RAM. However, the add-on-board programmers are still advised to make efficient use of stack memory to preserve the effectiveness of the <MEM WARN> warning message.

B.2.5 Standard call and return technique (SCRT)

A full description of this technique is given in P.55-P.66 of RCA publication MPM-201C, user manuals for the CDP1802 COSMAC micro-processor. All CDP1802 system programmers and hardware designers are advised to obtain a copy from RCA.

In COMX 35 BASIC, Register 4 and Register 5 will always point to the CALL and RETURN routine inside the BASIC ROM.

To call a subroutine, the user simply write :

0000	D4	SEP	R4	--- use R4 as program counter
0001	1234	DC	SUB	--- subroutine address
0003	'			--- stored in 2 byte
	'			--- continue execution
	'			--- at 0003 (HEX)
	'			--- after return from SUB

This calling sequence will destroy Register F high byte as it is used to store content in accumulator D. 2 bytes of stack RAM are used on each subroutine call.

To preserve RF high byte. Use this sequence :

9F	GHI	RF	
D4	SEP	R4	
1234	DC	SUB	
'	'	'	
'	'	'	
'	'	'	

To return to the main program, the subroutine should end with a SEP R5 instruction

ie	'		--- subroutine body
	'		
	'		
D5	SEP	R5	--- return to calling routine

This will use RF (HIGH byte) to store accumulator D

To preserve it, use this routine.

ie	'		
	'		
	'		
9F	GHI	RF	--- put RF.l into D
D5	SEP	R5	--- return

The SCRT routines stored in COMX 35 ROM are listed below for your reference.

STANDARD CALL AND RETURN ROUTINE


(Stored in COMX BASIC V1.00 ROM)

Note : STCALL is pointed by Register 4
STRET is pointed by Register 5
WK represents Register F
SP represents Register 2
LINE represents Register 6
PC represents Register 3

2E13 ;	3138
2E13 ;	3139	. . . STANDARD CALL PROGRAM..
2E13 ;	3140	. . . STCALL A
2E13 ;	3141
2E13 D3;	3142	SEP PC
2E14 BFE2;	3143	STCALL PHI WK; SEX SP
2E16 96738673	3144	GHI LINK; STXD; GLO LINK; STXD
2E1A 83A693B6	3145	GLO PC; PLO LINK; GHI PC; PHI LINK
2E1E 46B346A3	3146	LDA LINK; PHI PC; LDA LINK; PLO PC
2E22 9F;	3147	GHI WK
2E23 3013;	3148	BR STCALL-1
2E25 ;	3149
31EA ;	3668	
31EA ;	3669
31EA ;	3670	. . . STANDARD RETURN PROGRAM..
31EA ;	3671	. . . STRET.A
31EA ;	3672
31EA D3;	3673	SEP PC
31EB BFE2;	3674	STRET PHI WK; SEX SP
31ED 96B386A3;	3675	GHI LINK; PHI PC; GLO LINK; PLO PC
31F1 12;	3676	INC SP
31F2 42A602B6;	3677	LDA SP; PLO LINK; LDN SP; PHI LINK
31F6 9F;	3678	GHI WK
31F7 30EA;	3679	BR STRET-1
31F9 ;	3680

卷之三

UNIT : mm.



The Technical Director
 Comx World Operations Limited
 5/F Wo Kee Hong Building
 85-609 Castle Peak Road
 Kwai Chung, N.T. Hong Kong
 Tel : 45823 CODAT HX

Applicant : _____

COMX 35 Expansion Registration

Application Form

(1) Name of Add-On Card : _____
 Function/Application : _____

(2) ROM/EPROM Size : _____ K bytes

(3) Number of Input Bits : _____ e.g. 8+3

(4) Number of Output Bits : _____ e.g. 16+3

(5) Q USED (Y/N) : _____ For _____
EF4 USED (Y/N) : _____ For _____

(6) RAM Requirement : Scratch Pad _____ bytes (Max. 20 bytes)
 Private Status _____ bytes (Max. 8 bytes)
 Stack _____ bytes

(7) Input/Output Method : _____

Instruction e.g. IN 1	Information Passed On e.g. MA0 - MALL	Function e.g. Output 12 bits

(8) Number of Entry Points : _____

(9) Interrupts Masked (Y/N) : _____ For Periods of _____ μS/MS MAX.

(10) Power Consumption : 9V unregulated : _____ mA
 +5V regulated : _____ mA

(11) Detailed Description of Operation and Programmable Configurations :
 (Please use additional page(s))

FOR COMX USE ONLY : -

Scratch Pad RAM Address :

Assigned On _____

Private Status RAM Add. :

By :

Stack Memory Allowance :

ID Number :

For and on behalf of
 Comx World Operations Ltd

Notes :

Ref No. _____

Expansion Socket

Pin Number		Function
Top	Bottom	
1	A	Ground Ground
2	B	NC (Reserve for negative supply)
3	C	NC (Reserve for DEVICE SELECT SIGNAL (DS) = DS
4	D	+5V (Regulated, 150 MA available)
5	E	V+ (Unregulated ~ 9V)
6	F	Data bus Ø
7	H	Data bus 1
8	J	Data bus 2
9		Data bus 3
10	K	Data bus 4
11	L	Data bus 5
12	M	Data bus 6
13	N	Data bus 7
14	P	NC (Reserved for DEVICE PRESENT signal (\overline{DP}))
15	R	CPU Q output (PIN 4) Cassette output signal
		CLEAR PIN OF CPU (CDP1802A, PIN 3)
		MRD memory/IO READ
		TPA (timing pulse A, CPU PIN 34)
		NØ CPU pin 19
		N1 CPU pin 18
		N2 CPU pin 17
		RAS row address strobe of DRAM (MSM3732 pin4)
		INT INTERRUPT, cpu PIN36, 10K ohm PULL UP
		WAIT , CPU PIN 2, 10K ohm PULL UP TO +5V
		CLOCK CPU clock, 2.8 MHZ, CDP1870 PIN 38
		SC I CPU PIN 5
		SC Ø CPU PIN 6
		EF4 CPU PIN 21

ALW

PIN NUMBER		Function
16	S	CASE TPB
	T	A15
17	U	MWR
18	V	A14 .M A7
19	W	Negated address line 15. (latched)
20	X	memory/IO write
21	Y	latched address line 14
22	Z	.M A7 Multiplexed address 7
		A14
		Negated latched address line 14
		.M A5
		Multiplexed address 5
		.M A6
		Multiplexed address 6
		.M A4
		Multiplexed address 4
		.M A3
		Multiplexed address 3
		.M A2
		Multiplexed address 2
		EXTROM
		Disable internal ROM completely
		.M A1
		Multiplexed address 1
		.M AØ
		Multiplexed address Ø

PIN NUMBER

Front view of expansion socket 1
(View from right side of COMX 35)

AW

Memory Map of COMX 35

Memory Location	Description
0000 - 3FFF (hexadecimal)	<p>Build-in system ROM Contains (1) BASIC INTERPRETER (2) TV and keyboard operating system (3) Cassette operating system</p>
4000 - 43FF	System parameter storage area.
4400 - BDFF	BASIC 'PROGRAM' and 'DATA' storage area. Top of system stack located at BDFF.
BEOO - BFFF	Reserved for disk operating system
C000 - DFFF	<p>8 banks of 8K bytes</p> <ul style="list-style-type: none"> - Used for system expansion - Program must select the desired bank before making read/write operation to this area.
E000 - EFFF	<p>Reserved</p> <ul style="list-style-type: none"> - Used for inter-bank communication - For application that cannot be fitted into one 8K byte bank.
F000 - F3FF	Reserved
F400 - F7FF	<p>Character definition RAM area.</p> <ul style="list-style-type: none"> - This area holds the dot pattern of the 128 characters. - The character can be changed using the SHAPE command in BASIC. - Each character uses 9 bytes in PAL system. - Each character uses 8 bytes in NTSC system. - This area can only be accessed by turning on the "character memory access" mode of the CDP 1869 IC. Refers to data sheet for details.

<u>Memory Location</u>	<u>Description</u>
F800 - FFFF	<p>Screen page memory</p> <ul style="list-style-type: none"> - Each byte holds the character code of one display character position on the screen. - Before scrolling, F800 represents the left-top character position on the screen. F801 is the one next (to the right) to it and so on. FBFF represents the bottom-right position on the screen. - Hardware scrolling is accomplished by changing the home address register inside the CDP1869 IC. Refers to CDP1869/1870 data sheet for details. - This area is write-only and can only be accessed during the non-display period. The program may wait for non-display period and directly write to this area. <p>e.g. B1 \$... check EF1 and wait for non-display STR R7 ... write to this area.</p>

Input / Output Port Assignment

INPUT	1	FREE
	2	FREE
	3	KEYBOARD ENCODER IC INPUT (use data bus)
	4	FREE
	5	FREE
	6	FREE
	7	FREE
OUTPUT	1	BANK SELECT
	2	FREE (normally used for system I/O)
	3	CDP 1870 CONTROL (use data bus)
	4	CDP 1869 CONTROL (use M/A bus of CPU)
	5	CDP 1869 CONTROL (use M/A bus of CPU)
	6	CDP 1869 CONTROL (use M/A bus of CPU)
	7	CDP 1869 CONTROL (use M/A bus of CPU)

User installed I/O device can use INPUT/OUTPUT port number 2.

Bank select program

Machine code	Source program	... P=3, x=2 when enter to this program
E3	SEX R3	... X points to program counter
61	OUT 1	
02	DC 2	... select bank 2
E2	SEX R2	... reset x=2, normal stack pointer

In line 3, the constant will determine the bank being selected.

i.e. 1 Will select bank 1 to be the active bank
2 Will select bank 2 and so on.

I/O MAP

I/O

- Q - FIRST +VE GOING EDGE
ENABLES DRAM REFRESH
ENABLES INTERRUPT BY PREDIS
- CASSETTE OUT (MIC)
- EF1
 - PREDIS
- EF2
 - ON POWER UP l=PAL
 \emptyset =NTSC
 - AFTER TOGGLE Q = EFXB
- EF3
 - EFXA
- EF4
 - CASSETTE IN (FAR)
 - MAY BE OVERODE

N	IN	OUT	Use
\emptyset	N/A	N/A	
1		BANK	D
2			
3	1871 D	1870	D
4		1869	MA
5		1869	MA
6		1869	MA
7		1869	MA

D= Data Bus

MA= Multiplexed Address Bus

MEMORY MAP

Start	End		<u>BANK #</u>						
F800	FFFF	SCREEN RAM 2K							
F400	F7FF	CHARACTER RAM 1K							
F000	F3FF	RESERVED 1K							
	EFFF	RESERVED 4K							
F400		RESERVED							
	DFFF	8K							
C000									
	BFFF								
4000	3FFF	ASM SYS RAM							
0000									

The diagram illustrates the memory map across the address range from 0000 to BFFF. Key components identified are:

- BUILT IN RAM:** Located at address BFFF, spanning 32K.
- BUILT IN ROM:** Located at address 3FFF, spanning 16K.
- EXT ROM:** Located at address 4000.

Software

System Software Bulletine Issue I

Character Size Selection

The COMX 35 computer can display characters in any one of the following FOUR formats.

1. Normal size character - The display is 24 rows by 40 columns. 960 characters are displayed on TV screen. This is the "normal" operation mode and is the only mode supported by BASIC.
2. Horizontally expanded - The characters are twice as wide as the normal characters. Height are unchanged. The display become 24 rows by 20 columns and 480 characters are displayed. This mode is not supported by BASIC and only the upper half of the "page memory" is displayed on the TV screen. Some characters will "fall below" the TV screen and not displayed.
3. Vertically expanded - Characters are twice as high but width remain normal. The screens becomes 12 rows by 40 columns. As in mode 2, only 480 characters are displayed; others will "fall below" the screen and will only be displayed after scrolling up.
4. Vertically and horizontally expanded - This is a combination of mode 2 and 3; the characters are now twice as high and twice as wide. Only 240 (i.e $\frac{1}{4}$ of normal 960 characters) characters are displayed. Other will "fall below" the TV screen. The characters size is now 4 times as big as the normal size.

Changing Character Size

1. Horizontally Expanded Mode.

Turn POKE (~~■~~ 41C0, PEEK (~~■~~ 41C0) AND #7F)
On SCREEN (PEEK (~~■~~ 41C0) + 1)

Turn POKE (~~■~~ 41C0, PEEK (~~■~~ 41C0) OR #80)
Off SCREEN (PEEK (~~■~~ 41C0) + 1)

2. Vertically Expended Mode.

Turn POKE (~~■~~ 41C3, PEEK (~~■~~ 41C3) AND #7F)
On NOISE (PEEK (~~■~~ 41C4) +1, PEEK (~~■~~ 41C3)+1)

Turn POKE (~~■~~ 41C3, PEEK (~~■~~ 41C3) OR #80)
Off NOISE (PEEK (~~■~~ 41C4) +1, PEEK (~~■~~ 41C3)+1)

3. Vert and Horizontally Expanded Mode.

Do the turn ON program of both mode (1) and mode (2).

4. Return to normal mode.

Do both the turn OFF program of mode (1) and(2).

Changing Character Size (Simplified)

1. Horizontal Expand

POKE (■ 41C0, #60)
SCREEN (1)] ON

POKE (■ 41C0, #E0)
SCREEN (1)] OFF

2. Vert Expand

POKE (■ 41C3, Ø)
NOISE (0,0)] ON (PAL)

POKE (■ 41C3, #08)
NOISE (0,0)] ON (NTSC)

POKE (■ 41C3, #80)
NOISE (Ø,Ø)] OFF (PAL)

POKE (■ 41C3, #88)
NOISE (Ø,Ø)] OFF (NTSC)

NOTE : TONE, SCREEN, COLOR, NOISE, MUSIC

commands issued may be scrambled and irregular response may be resulted in later operation.

Use this simplified produce in demonstration only. They will work properly if none of the above named command has been issued after the last system reset. Use the proper procedures listed on previous page for all programs.

System Software Bulletine (Issue 2)

Maxing Machine Language And BASIC Language Programs

1. INTRODUCTION

Machine language program can perform a given task significantly faster than the equivalent program written in BASIC language. Hence, it is desirable to write programs in machine language whenever higher execution speed is preferred. This specifically true for programs that involve movement of graphical objects on the TV screen.

However, writing a machine language program is not an easy task. It may take significantly extra effort and time when compared to the writing of an equivalent program in BASIC. Hence the most efficient way to do the job is to inter-mix programs written in these two languages. The calculation and decision making routines may be written in BASIC language so that it can be quickly written and debugged. Complex algorithms can also be implemented easier in the BASIC language. Part of the graphics, sound and colour routines may be written in assembly language to improve their execution speeds.


Programmers should use the following approach :

- (A) Write the whole program in BASIC language first. Care is taken in separating the program into several functional blocks which may be replaced by machine language routines at a later stage.
- (B) When the whole program has been debugged and is running flawlessly, the program flow should be re-analysed. The speed-determinating part of the program is then identified. Usually, the speed determinating routines are the screen output routine or routines that are repeatedly executed in loops.
- (C) Some routines are then replaced by machine language routines until the execution speed of the program becomes satisfactory.

THIS IS A PROOF RELEASE COPY!
HAVE NOT GONE THRU PROOF READING!
NO RESPONSIBILITY WILL BE TAKEN
BY COPY FOR DAMAGES INCURRED
IN THE USE OF THIS ~~PROOF~~ BULLETINE

2. ALLOCATION OF MEMORY SPACE

The memory map of COMX 35 computer is shown below :



The COMX BASIC interpreter can accommodate machine language program and/or user defined data by storing the user's BASIC language program at a higher-than-normal location. This can be done by using the DEFUS command in BASIC. This command will redefine the "Start of User Space" to a new value as specified. For example, if 512 bytes of memory is needed, the "Start of User Space" pointer should be incremented by 512 bytes and becomes 4600(HEX). This is illustrated by a sample program as shown below:

```
:DEFUS @4600
READY
:10 REM START OF USER SPACE BECOME @4600
:LIST
10 REM START OF USER SPACE BECOME @4600

READY
:CALL($C0640,7 ?)
START:4600
END :4640

4600  FF 00 37 FF FF FF FF FF FF ..7.....
4600  FF FF FF FF 00 0A 24 00 .....$.
4610  20 53 54 41 52 54 20 4F      START 0
4610  46 20 55 53 45 52 20 53  F USER S
4620  50 41 43 45 20 42 45 43  PAGE BEG
4620  4F 4D 45 20 40 34 36 38  ONE @466
4630  30 0D FF FF 03 04 0D FF  0......
4630  FF FF FF FF FF FF FA ..... .
4640  00 00 00 00 00 00 00 00 .. .....

READY
```

The BASIC interpreter keeps a system parameter called "Start of User Space" which define the memory location at which the storage of the user's BASIC program starts. The first 11 bytes of the "User space" are reserved by the system. Actual storage of user's program starts at the 12th byte in the user space.

After power-up or reset, the "Start of User Space" is initialized to 4400 (HEX) as a default value. Storage of user's program start at 440C (HEX). This is illustrated by dumping the actual memory contents of a sample program.

Note : The memory dump routine is present on the printer interface card.

卷之三

11.00 11.00 11.00 11.00 11.00 11.00 11.00 11.00 11.00 11.00 11.00 11.00

LIST the program for reference

READY

;CALL(8C848,7)

START: 44.82


三七四五

Memory contents are shown as 8 HEX digits pairs with the address of the first hex pair shown on the leftmost column.

ASCII character are shown on rightmost column for reference

i.e. The ASCII code for 'F' is 46
The ASCII code for 'I' is 49

The new memory map is shown below :



The cassette PLOAD and PSAVE command will load and save all memory contents between 4400(HEX) and the memory location pointed by the "End of Program" pointer. It will also set all appropriate system pointers.

Hence, the machine language and BASIC program can be stored to cassette by one PSAVE command and get back from cassette by one PLOAD command. The "Start of User Space" pointer will be set automatically.

```
:DEFUS $4600  
READY  
:10 REM THIS PROGRAM STARTS AT $4600
```

Define new "Start of User Space"
BEFORE entering the BASIC program.
The BASIC program was entered.

```
:CALL($C10F)  
MODIFY ADDRESS: 4400  
4400 02 D4  
4401 FF 32  
4402 FF 2B  
4403 FF F4  
4404 FF F5  
4405 FF F6  
4406 FF F7  
4407 FF 2B  
4408 FF 00  
4409 FF D5  
440A FF
```

The machine language program was entered and stored at memory location 4400 (HEX)

```
ERR CODE 0  
READY  
:CALL($C0048,7)
```

User can also use the POKE command to store machine language program in the memory.

```
START:4400  
END :4410
```

```
4400 D4 32 2B F4 F5 F6 F7 2B .2+....  
4408 00 05 FF FF FF FF 03 04 .....  
4410 00 FF FF FF FF FF FF FF .....  
4418 FF FF FF FF FF FF FF FF .....
```

Memory dump showing the machine language program

```
READY
```

```
:CALL($C0048,7)  
START:4600  
END :4640
```

Memory dump showing the BASIC language program

```
4600 FF 00 33 FF FF FF FF FF ..3.....  
4608 FF FF FF FF 00 0A 20 00 .....  
4610 20 54 48 49 53 20 50 52 THIS PR  
4618 4F 47 52 41 4D 20 53 54 OGRAM ST  
4620 41 52 54 53 20 41 54 20 ARTS AT  
4628 40 34 36 38 30 00 FF FF 04600...  
4630 03 04 00 FF FF FF FF FF .....  
4638 FF FF FF FF FF FF FF FF .....  
4640 00 00 00 00 00 00 00 00 .....
```

3. ADDING MACHINE LANGUAGE PROGRAM TO A NEW BASIC PROGRAM

Before the development of a new BASIC language program starts, the programmer must estimate whether machine language routine is needed in his program. Appropriate memory space **MUST** be allocated by the DEFUS command BEFORE he type in the first line of BASIC language program. For example, typing "DEFUS 4600" will allocate 512 bytes.


The COMX 35 has large amount of RAM and it is advisable to allocate 256 or 512 bytes for machine language routines in every program. It costs you nothing other than about 10 more seconds of cassette I/O time.

4. ADDING MACHINE LANGUAGE PROGRAM TO EXISTING BASIC LANGUAGE PROGRAM


The simplest method is to obtain a hard copy of the program; define new "Start of User Space" and type in the whole program once more. However, this method is a time-consuming job especially when the program size is considerable large.

A second method is to copy the BASIC program to a new location higher up in the memory space and then change the appropriate system pointers to point to the relocated BASIC language program.

For example, we can copy the program 256 bytes upward and leave that amount of space for machine language program.



ORIGINAL BASIC PROGRAM



RELOCATED BASIC PROGRAM

4.1 System Pointers

The BASIC interpreter keeps FIVE 16-BIT system pointers to trace the location of the BASIC language program in the memory space.

Address (hexidecimal)	Functions
4281 4282	<i>Start of User Space in memory</i> 4281 is the HIGH byte 4282 is the LOW byte
4283 4284	<i>End of User Space in memory</i> <i>This value indicate the first byte left unused by the user's BASIC program</i> <i>Program data storage starts at this location and extends upward.</i> <i>Its value is displayed (in hexidecimal) by typing the 'EOP' command</i> 4283 is the HIGH byte 4284 is the LOW byte
4292 4293	<i>End of array and start of string</i> 4292 is the HIGH byte 4293 is the LOW byte
4294 4295	<i>Start of arrays</i> 4294 is the HIGH byte 4295 is the LOW byte
4299 429A	<i>End of Variable</i> <i>This marks the first free byte left unused by the user's program and user's data. User can have free access to memory lies between this pointer and the system stack pointer (Register 2 of CPU).</i>


4.2 Relocation of a BASIC program using utilities available from COMX 35 Standard Printer Interface Card

In the following illustration, a sample program was typed in and stored at the default memory location. It was then decided that a machine language subroutine was needed. The BASIC program was relocated to 256 byte higher in the memory and the 5 system pointers was changed accordingly. The machine language subroutine was then entered and new lines were added to the BASIC language program to call the new machine language subroutine.

The relocation process was illustrated in a stepwise manner and explanations were given on each step.

STEP 1 : LIST the program for reference

The storage format of a BASIC language line is shown below :



```

10 PRINT "THIS DEMOSTRATION PROGRAM WAS
20 PRINT "STORED AT DEFAULT MEMORY LOCATION ."
30 PRINT "IT STARTED AT LOCATION @4400 AND
40 PRINT "EXTEND UPWARD IN MEMORY SPACE ."

```

List the sample program for reference

```

READY
:EOP
$44AA
READY
:EOH
$44B3
READY
:CALL($C040,7)

```

```

START:$4400
END :$44FF

```

4400	00	00	AA	FF	FF	73	FF	FF
4408	FF	FF	FF	FF	00	0A	46	86F.
4410	CF	54	48	49	53	20	44	45	.THIS DE
4418	4D	4F	53	54	52	41	54	49	MOSTRATI
4420	4F	4E	20	58	52	4F	47	52	ON PROGR
4428	41	4D	20	57	41	53	20	53	AM WAS S
4430	54	4F	52	45	44	20	41	54	TORED AT
4438	20	44	45	46	41	55	40	54	DEFAULT
4440	20	4D	45	40	4F	52	59	26	MEMORY
4448	4C	4F	43	41	54	49	4F	4E	LOCATION
4450	20	2E	CE	0D	00	14	83	86
4458	60	00	1E	45	86	CF	49	54	...E..IT
4460	20	53	54	41	52	54	45	44	STARTED
4468	20	41	54	20	4C	4F	43	41	AT LOCA
4470	54	49	4F	4E	20	48	34	34	TION \$44
4478	30	38	20	41	4E	44	20	45	00 AND E
4480	58	54	45	4E	44	20	55	56	XTEND UP
4488	57	41	52	44	20	49	4E	20	WARD IN
4490	4D	45	40	4F	52	59	20	53	MEMORY S
4498	50	41	43	45	20	2E	CE	0D	PAGE ...
44A0	00	28	03	86	0D	FF	FF	03	.(.....
44A8	84	00	FF	FF	FF	FF	FF	FF
44B0	FF							
44B8	FF							
44C0	00	00	00	00	00	00	00	00
44C8	00	00	00	00	00	00	00	00
44D0	00	00	00	00	00	00	00	00
44D8	00	00	00	00	00	00	00	00
44E0	00	00	00	00	00	00	00	00
44E8	00	00	00	00	00	00	00	00
44F0	00	00	00	00	00	00	00	00
44F8	00	00	00	00	00	00	00	00

Find out the values of "End of Program" and "End of Data" pointer to determine the memory dump range.

Execute the memory dump program

The BASIC language program is stored at memory 440C(HEX) and grows upward

4400 to 440B are reserved for system use

4401 and 4402 are the program length expressed as a 16 bit integer.
(4401 is the HIGH byte)

440C and 440D are 16 bit line number
(440C is HIGH byte)

440E is the byte count of a BASIC line (excluding the line number)

440F is the TOKEN-CODE

4453 is the 'end of line' character.

STEP 2 : The copy program will copy 256 byte of memory at one time. The last copied byte must be 4400(HEX) and hence the source and destination address must be multiple of 256 byte. That is, the low byte must be equal to FF(HEX) and the last copied address will be ??00.

EXAMPLE

'End of Data' pointer value	Starting Source Address
4420	44FF
44BF	44FF
44FE	44FF
44FF	44FF
4501	45FF

In our example, EOD is equal to 44BF(HEX) and source address is equal 44FF(HEX)

Hence, memory ranging inclusively from 44FF(HEX) to 4400(HEX) will be copied.

```
READY
:CALL(OC100, $44FF, $45FF)

: SOURCE=44FF DEST=45FF COPY(Y/N) ? Y
: SOURCE=43FF DEST=44FF COPY(Y/N) ? N
```

STEP 3 : The copied memory is dumped for reference.

READY	
:CALL(80846,7)	
START:4500	
END :4550	
4500	00 00 AA FF FF 73 FF FF
4508	FF FF FF FF 00 0A 46 86F,
4510	CF 54 48 49 53 20 44 45 .THIS DE
4518	4D 4F 53 54 52 41 54 49 MOSTRATI
4520	4F 4E 20 56 52 4F 47 52 ON PROGR
4528	41 40 20 57 41 53 20 53 AM WAS S
4530	54 4F 52 45 44 20 41 54 STORED AT
4538	20 44 45 46 41 55 4C 54 DEFAULT
4540	20 40 45 4B 4F 52 59 20 MEMORY
4548	4C 4F 43 41 54 49 4F 4E LOCATION
4550	20 2E CE 00 00 14 83 86

STEP 4 : The 'Memory examine and modify' routine is used to change 5 system pointers to point back to the relocated BASIC program.

The BASIC program has been moved up 256 bytes and hence all these pointers must be increased by 256 (i.e 0100 hexidecimal)

```
READY  
:CALL(0C10F)
```

```
MODIFY ADDRESS: 4280
```

```
4280 86  
4281 44 45  
4282 00  
4283 44 45  
4284 AA  
4285 00  
4286 28  
4287 00  
4288 FF  
4289 FF  
428A D4  
428B C1  
428C 63  
428D D5  
428E D4  
428F C1  
4290 68  
4291 D5  
4292 44 45  
4293 B3  
4294 44 45  
4295 B3  
4296 FF  
4297 FF  
4298 00  
4299 44 45  
429A B3  
429B 86
```

*Start of User Space (HIGH Byte)
End of User Space (HIGH Byte)*

End of array/Start of string (HIGH Byte)

Start of array (HIGH Byte)

End of variables (HIGH Byte)


```
ERR CODE 0  
READY
```

STEP 5 : EOP and EOD is shown for reference
LIST will show that the program has been relocated successfully.

Note : If the user modifies the system pointers to some wrong value,
LIST may still work but the system will crash on EDITing.

New lines are then added and they are automatically appended
to the end of the relocated BASIC program.



EOP and EOD are automatically incremented as the program grows.



CONFIDENTIAL

TOLERANCES UNLESS STATED DECIMAL 1 ANGULAR 2		DO NOT SCALE THIS DRAWING										C1 C2		C1-C2 IN HOLE		IN NOTE: J1	
												A33 300A	C1 1.00				
	U1	CDP1870	U17 40176	U17 40189	U20 M401798	B1 57K	B9 75K	B11 10K	B25 10K	C4-C5 0.100		V11 10K				TOP 8792L INSTALL JUMPER	
	U2	CDP1865	U18 4550	U18 741515	U20 M401798	B2 10K	B10 1K	B10 10K	B26 1K	C21 280.0		M1 1234134				TOP 8792M INSTALL JUMPER	
	U3	CDP1902	U17 5114	U17 40173	U27 M401798	B6 700K	B11 10K	B15 10K	B27 1K	C23-C25 0.100		Y1 8367236H					
	U4	CDP1871	U12 741876	U20 40173	U20 M401798	B6 5K	B10 10K	B20 10K	B20 20K	C26-C27 0.100		T2 0.625H					
	U5	LH336	U18 4042	U21 619128	U20 M401798	B6 700K	B10 10K	B21 10K	B21 20K	C20 100PF		V11 5-300V					
	U6	MH6116	U14 4553	U22 M401798	U20 4030	B6 10K	B14 10K	B23 10K	B24 20K	C29,CM 0.100		P1 10E-10D-08				VRS 100K	
	U7	8118								C29,CM 0.100		C6,C13,C23 47uF/10V				C8 0.1uF + 10uF	
	U8	4502	U18 4555	U20 M401798	T1 LM301	B9 70K	B10 10K	B20 10K	B20 10K	C20 47uF/20V		C7-C12 0.1uF				C25 20uF	
										C14-C20 0.1uF		C26 10uF					

COMX		world operations ltd.		
SYSTEM	COMX 35	MODEL NO.	T-881	
SUBSYSTEM	BASIC UNIT-MANIFOLD CIRCUIT	DRAWING NO.	T-881-MD	
MATERIAL		UNIT		
FINISH		SCALE		
DESIGN	1.10	3-1-85	DRAWN	David
CHECKED			CLASS	C
APPROVED	R-NAT	11-1-85	REV.	1



	D1	D2	A9	A8	S5	D6	RP	
S1	DOT SP	[40	48	50	58		CR
S2	0	8	? 00	H 08	P 10	X 18		
S3	!]	41	49	51	59		
S4	1	9	A 01	I 09	Q 11	Y 19		ESC
S5	"	:	42	4A	52	5A		
S6	2	.	B 02	J 0A	R 12	Z 7A		
S7	#	;	43	4B	53	7B		
S8	3	,	C 03	K 0B	S 13	+ 1B		
S9	\$	(44	4C	54	7C		
S10	4	<	D 04	L 0C	T 14	- 1C		
S11	%	^	45	4D	55	7D		
S12	5	=	E 05	M 0D	U 15	* 1D		
S13	&)	46	4E	56	7E		
S14	6	>	F 06	N 0E	V 16	/ 1E		DEL
S15	'	-	47	4F	57	7F		
S16	7	\	G 07	O 0F	W 17	SP 1F		

CONFIDENTIAL

COMX world operations		MODEL
SYSTEM	COMX 3G	7-001
SUBSYSTEM	BASIC UNIT-KEYBOARD CIRCUIT	7-001-X
MATERIAL		
FINISH		
DESIGN	1.10	1-1-15
CHECKED		
APPROVED	R. L. G.	12/17/73
REV.		

TOLERANCES UNLESS STATED DECIMALS ANGULAR 1		DO NOT SCALE THIS DRAWING	
REF. NO.		R1 470Ω	
		R2 10K	
		R3 10K	
		D1 LED	
		C1 0.1μF	