256-BIT BIPOLAR FIELD-PROGRAMMARBER ROM (32x8 PROM)

DIGITAL 8000 SERIES TTL/WEIMORY

DESCRIPTION

The 8223 is a TTL 256-Bitt Read Only Memonycogganized as 32 words with 8 bits per word. The words are selected by five bimany address limes; full word decoding is incomportated on the othip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high-statewhenththehip ignebable input is high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which permits twive ited AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelvestadalard DCL loads. Propagation of their some is 50ms maximum. Power dissipation is 310 milliveates with 400 milliveates maximum. The 8223 may be programmed to any desired pattern by the user. (See fusing proceedure) This feature is ideal for protecty pe hardware and systems requiring proprietry codes.


A Trutth Table/Ørder Behank is included on page 4-43 for ordering constonin patietiers.

FEATURES

- BUFFEREDATDRESSLINES
- ON THE CHIP DECODING
- CHIP ENABLECCONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED IMPRUSS
- NO SEPARATIE IFUSING PRINSS
- BOARD LEVEL PROGRAMMABLE

APPLICATIONS
PROTOTYPING
VOLUME PRODUCTION
MICROPROGRAWMING
HARDWIREDALEGORIHMSIS
CONTROL STORE

LOGIC DIAGRAM



ELECTIFICAL CHARACTEERSSTUGS S8223-555 $^\circ$ C \leq TA \leq +125 $^\circ$ C N8223 0° C \leq TA \leq 75 $^\circ$ C; 4.75 $^\circ$ V \leq VCC \leq 5.25 $^\circ$ V

CHARWACI TENESICISES		LIMITES				" " "	14 <u>71</u> 144	CHIP		
		MINU.	TWP.	MAЖ.	UNITTS	А _{Рн}	A r _h	ENABLE	OUTPUTS	NOTIES
"1" Outputt Leakage Currentt	(NB223-)			100	ШA			2.0₩	5.55W	13
	(S8223 -)			250	μLA				2.7W	
"O" Output Voltage (NB223)	(S822 3))			0.4	v	0.8V	2.0₩	0.8V	9.6m/A	6,10
	(NB223+)			0.5	٧	0.8V	2. 0 ₩	0. 8 V	16m⁄A	6,10
"1" Input Current										
Am., Additions				40	MA		4.5₩			
Chip Enable Input				80	μА			4.5∀	:	
"a" Input Cumentt										
An., Chip Enable		-0011		-11.66	m A	0.4V		0.4V		
Power Consumptition			62//33110	77 <i> 4</i> 40000	mW/im/A		4.5V	4.5₩		14


SWITCHING CHARACTEERSSTUSS S8223 -555°C $\triangleleft \pi_A \leq 125$ °C, N82223 $0 \leq \pi_A \leq 75$ °C, 4775 $\leq \sqrt{6}$ °C ≤ 5.25 V

CHARACTERRISTICS		LIM	TEST CONDITIONS			
	MINL.	TYP.	MAX.	UNITES	, , , , , , , , , , , , , , , , , , , ,	
Access Time (ton, toff)						
Addithenss		35	50	ns	TA = 25°C Only	
S8223			65	ns	Fulli Temp	
N82223			60	ns	Full Temp	
Chip Sellectt		35	50	ns	TA = 25° © Only	
S8223			60	ns	Full Termpo	
N 8 2223			55	ns	Full Temp	


NOTHES

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with grounts pin tied to zero volts.
- 3. Positive current is defined as into the terminal referenced.
- 4. Positive logic definition: "UP" Level = "1", "IDOWN" Level = "0".
- 5. Precautitionary measures should be taken to ensure current limiting in accordance with Albadilute Maximum Ratings should the isolation dicates become forward biased.
- 6. Outspout sink current is supplied through a resistor to V66.
- 7. Once DC farm-court is defined as 0.8m/A.
- 8. Once AC farm-court is defined as 50pf.
- 9. Manuffectucerer reservees the right to make design and process changes and improvements
- 10. By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- 11. This test guarantees operation free of input latchup over the specified operating power supply voltage range.
- 12. For detailed test conditions, see AC testing.
- 13. Comment an extremal 1k resistor from $V_{\mbox{\scriptsize CC}}$ to the output terminal for this test.
- 14. V@@ = 5.25W.

AC TEST FIGURE AND WAVE EDRINGS



SCHEMATIC DIFACTRAM



8223 PROGRAWWING PROCEEDUREE

The 8223 Standard part is shipped with all outputs at logical "O". To write a logical "1" proceed as follows:

Simple Progreamming Procedure singing "the moth" Equipment (See below))

- 1. Startt with pim 8 groumdbed amd Vee removed from pim
- 2. Remove amyloadd from the outputsts.
- 3. Ground the Chip Enable.
- 4. Adultiess thee desired docatation by applying ground (i.e., 0.4V maximum)) for a "0", and +5.0W (i.e., +2.8W minimum) for a "1" at the address input limes.
- 5. Apply +12.5W ±0.5W to the output to be programmed through a 390 ohrm ±100% resisistror (Phogogrammene outpout at a time))
- 6. Affitter a short delay apply +12.5W to Vee (pim 16) and remove as quickly as possible (trise time of 500 usec or less). The Vere overshoott stroubld be limited to 1.0W maximum. If necessary, a clamping circuit should be used

NOTE: Normal practice intest fixture layout should be followed. Lead lengths, particulallyly to the powwerssupphyshchuldld be as shortt as possible. A capacitor of 10 microfarads minimum, comnected from the +12.5W to ground should be located dose to the unit being progreammed.

- 7. Veriffy that the bit has programmed by applying 5 volts to Vee and 5 volles throughhaa lik resistor to the output.
- 8. Proceed to the next output and repeat, or change address and repeat.
- 9. Continue until the entitie bit pattern is programmed into your custom 82223.

10. If during veriffication a bit had been found not to have programmed, return to that bit and repeat theepprogrammingpppopeddureromece.

Fast Programming Procedure


- 1. Remove Vee (open or ground pin 16).
- 2. Remove amy locald from the output.
- 3. Grownold EEE (prim 185)
- 4. Additions tithe world to be programmed by appliciting 5 volts: for a "1" and ground for a "0" to the adultees lines.
- 5. Apply +12.5W ±0.5W to the output to be programmed through a 390 ohim ±100% esiststor (Phogoanarone outputt at a time))
- 6. After a minimum delay of 100psec, apply +12.5W to Vere (pin 16) for 1.0ms. Three Vere rise time must be 50psec or less. Limit the Vee overshoot to 1.0 volts
- 7. Reduce Vere to grownoid (<0055XX)) and menimower tible eloladd from the output.
- 8. Repeat steps 5 amod 6 four outhpeuts of the same world, or repeat 4 throughh66 foir a different world until the certifiee bit pattern is programmed.

After programming the 822223 bethe unit should be checked to insure the coole is comeatt.

BOARD LEVEL PROGRAMMINGPROOCEDURE **FOR THE 8223**

The chip select controds which 8223 is being progremmed whem several PROMS and collector OR'dd. To program in this maaneer, the only change required its to reduce the 390 ohmm nessiator to $\frac{200 \text{ ohmm}}{N}$ where NN is the number of outputs timed together (2/2 \leq N \leq 12).

MANUAL PROGRAMMER DIAGRAM



- 1. The 10 Life capacitor across pin 16 to grow the is required to eliminate noise from Vec.

 2. During programming switch § must be in the verify position long enough for the 10 Life capacitor to discharge to 5.0 volts.