

Eris 32 CPU

Written by Paul Robson 22nd July 2020

This is a draft specification for the 32 bit version of the Eris retrocomputer.

Hardware

The processor has 32 x 32 bit registers, known as R0-R31. Registers are interchangeable, except for R31 which is the program counter.

As with Eris, there are at least three reserved registers, one for the return address from routines, one to hold constant zero, and one as the stack pointer. A register is also reserved for the brr to hold unwanted link data.

Memory has shifted from being word addressed (64k x 16) to being byte addressed (theoretical maximum of 4G x 8). Hence rather than instruction words being at 0,1,2,3 they are now at 0, 4, 8, 12

Instructions and long reads must be word aligned. Data is stored in memory in little endian order.

Instruction word

The instruction word has the same basic consistent format, however it has been extended, to have an additional specified register and conditional execution bits

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Signed Constant									Rtarget					Rsource					Rvalue					Opcode					Condition		
9									5					5					5					5					3		

As before, all instructions operate identically.

Phase 1 : Calculating the value

The effective value is calculated. This is something like the EAC on an 8 bit processor, but it is often used as a value.

This can have one of two values. Either the contents of Register rValue added to the 9 bit constant (this constant is now signed), or alternatively if Rvalue is 11111 (e.g. the program counter), the effective value is the next long word in memory. This allows single instruction constants from -512 .. 511 and long constants in the full 32 bit range.

This is always calculated even if the instruction is not executed.

Phase 2 : Checking the condition

The lower 3 bits are checked to see if the command is to be executed. As with the ARM design, all opcodes are conditional. These bits have the following values.

Bit 2	Bit 1	Bit 0	Mnemonics	Effect
0	0	0	None	Always execute
0	0	1	Z	Execute if zero flag set
0	1	0	MI/LT	Execute if sign bit set
0	1	1	C	Execute if carry flag set
1	0	0	-	Reserved (<i>overflow possibly</i>)
1	0	1	NZ	Execute if zero flag clear
1	1	0	PL/GE	Execute if sign bit clear
1	1	1	NC	Execute if carry flag clear

The flags are set as a consequence of the instructions. The zero and sign flags are set to the result of the final value of the calculation in all instructions ; this is the value in Rtarget at the end of the instruction.

These flags are not updated if the instruction is not executed.

The carry flag is set/cleared following add and subtract operations and not affected by any other operation.

Phase 3 : Executing the instruction

If the condition is successful, the instruction is executed. Most instructions are of the form

$$R_{target} \leftarrow R_{source} <operation> effective\ value$$

or in its two extended forms.

$$\begin{aligned} R_{target} &\leftarrow R_{source} <operation> (R_{value} + 9\ bit\ constant) \\ R_{target} &\leftarrow R_{source} <operation> 32\ bit\ constant \end{aligned}$$

When the instruction is completed the value in Rtarget is used to set the Zero and Sign flags.

Reset State

The processor reset state is R31 (the program counter) is zero. All other registers and flags do not have a specific value.

Instruction Set

This is the base instruction set. At present there are fifteen instructions.

Opcode	Mnem.	Function	Notes
00	LDM	Rtarget = Mem32[value]	32 bit read
01	STM	Mem32[value] = Rtarget	32 bit write
02	LDB	Rtarget = Mem8[value]	8 bit read , clears upper 24 bits of Rtarget
03	STB	Mem8[value] = Rtarget	8 bit write
04	INP	Rtarget = Input[value]	32 bit hardware input
05	OUT	Output[value] = Rtarget	32 bit hardware output
06	ADD	Rtarget = Rsource + value	Add
07	ADC	C,Rtarget = Rsource+value+C	Add with carry in/carry out
08	SUB	Rtarget = Rsource + ~value + 1	Subtract (inverse borrow out as 6502, no in)
09	MUL	Rtarget = Rsource * value	32 bit multiply
0A	AND	Rtarget = Rsource & value	Bitwise And
0B	ORR	Rtarget = Rsource value	Bitwise Logical Or
0C	XOR	Rtarget = Rsource ^ value	Bitwise Exclusive Or
0D	ROR	Rtarget = Rsource >> value	Rotate source right value times, this value is "and 31" as rotating right 32 times takes you back where you started
0E	BRR	Rtarget = PC, PC = PC + value	Used for all and branch ; saves current PC and does a <i>relative</i> branch.

Notes

- Multiplying two 32 bit numbers gives a 64 bit product, at present this is lost.
- There is no overflow detection, which probably isn't an issue, but the reserved condition 100 could be execute on overflow.
- BRR can use PC as Rtarget. In this case, the value written is indeterminate, and as such the SZ flags are indeterminate.
- The PC is a post increment fetch, hence PC values used in the instructions are four or eight (depending on the mode) more than the main instruction. Rsource calculations using the PC should be done carefully.

Programming Notes

The BRR instruction works like the link register in ARM, and the subroutine mechanism in a CP1600 processor. However, all branches save the address branched from in the link register (which can be any register other than R31) or the branch junk register (which can be any other register). As before pseudo operations ldr,str,push,pull, jmp jsr and rts exist to make code more readable, along with mov rn,rm (which is actually add rn,rm,rzero,#0)

As with the ARM/CP1600 if you want to nest subroutines you have to push the link register on the stack, and pop it off.

Syntax is similar to before. There are three forms (discounting pseudo operations), with one, two or three specified registers. The constant is optional and defaults to zero.

`<opcode>[<condition>] Rtarget,Rsource,Rvalue[,#constant]`
`<opcode>[<condition>] Rtarget,Rvalue[,#constant]`
`<opcode>[<condition>] Rtarget[,#constant]`

In the second form, Rsource and Rtarget are the same, so ADD R4,R5,#7 is actually $R4 \leftarrow R4 + (R5+7)$

In the third form Rsource and Rtarget are the same and Rvalue is the fixed zero register so ADD R4,#7 is actually $R4 \leftarrow R4 + (Rzero+7)$. This is the reason for the zero register.

Note that with long constants e.g. ADD R4,#1024 only the third format is permissible (as Rvalue in this case will be R31, the program counter) ; this will do $R4 \leftarrow R4 + 1024$

By convention:

- R30 is the junk register
- R29 is always zero (this has to be cleared at start up !)
- R28 is the link register (known as LINK, a predefined constant)
- R27 is the stack pointer (known as SP, a predefined constant)