

A2560 Foenix U


USER MANUAL

REVISION 0.0.2



Revision History	Ву	Rev	Date
Alpha Release - Preliminary	Stefany Allaire	0.0.0	Nov 16 th , 2021
RTC Registers / Interrupt Vector Update	Stefany Allaire	0.0.1	Dec 11 ^{th,} 2021
Timer Registers Update	Stefany Allaire	0.0.2	Dec 21 st , 2021

Block Diagram




Memory Map

Addy Start Offset	Addy End	Size	Туре	R/W	Description		
0x000000	0x3FFFFF	8/16	MEM	R/W	System RAM - SRAM – 4Meg		
0x400000	0xAFFFFF	-	-	-	Empty Space (will trigger an BERR if accessed)		
0xB00000	0xB1FFFF	8/16/32	I/O	R/W	GAVIN Registers (System Controller)		
0xB20000	0xB3FFFF	8/16/32	I/O	//O R/W BEATRIX Registers (Sound/Music/DAC)			
0xB40000	0xB5FFFF	8/16/32	I/O	R/W	VICKY II Registers (Text/Graphics Controller)		
0xB60000	0xB63FFF	8/16	MEM	R/W	Text Memory Block		
0xB64000	0xB67FFF	8/16	MEM	R/W	Text Color Memory Block		
0xBF0000	0xBFFFFF	8/16	I/O/MEM	R/W	Expansion Bus Chip Select		
0xC00000	0xDFFFFF	32	MEM	R/W	Video RAM – SRAM – 2Meg		
0xE00000	0xFFFFF	16	MEM	R	FLASH – 2Meg		

GAVIN Address Offset: 0x00B0

1. System Control Register

Addy	Addy	C:	T	D/M	B
Start Offset	End	Size	Туре	R/W	Description
0x0000		16	I/O	R/W	GAVIN Control Register
					Read/Write Value @ Reset: 0x0001
					7 6 5 4 3 2 1 0
					Reserved ← → On Board Power LED Reserved ← → On Board SD Card LED
					Reserved Reserved
					On Board On/Off Buzzer ← Reserved
					15 14 13 12 11 10 9 8
					Manual Reset* ← Reserved
					Reserved Reserved Reserved
					Reserved Reserved
0x0002		16	I/O	R/W	Manual Reset - * Security Word
OXOGO_			1,70		Value @ Reset: 0x0000
					Write the Value: OxDEAD to unlock the Manual Reset
0x0004		16	I/O	R/W	LFSR Control Register
					Read/Write Value @ Reset: 0x0000
					7 6 5 4 3 2 1 0
					Reserved LFSR Enable
					Reserved SEED Write Bit Reserved Reserved
					Tieser ved
					Reserved + Reserved
					15 14 13 12 11 10 9 8
					Reserved ← Reserved
					Reserved Reserved
					Reserved Reserved
					Reserved ← Reserved
0x0006		16	I/O	R/W	LFSR SEED Value
					Write a Value to setup the LFSR Seed, then set bit#1 of LFSR Control Register. Then, clear the bit. This will latch the value of the Seed in the
					LFSR.
0x0008		16	I/O	R	LFSR Output Value
					Every time you read this register after the LFSR has been enabled and the
4 2225		1.0			Seed setup, you will get a new random value.
0x000A		16	I/O	R	LFSR Status Register



0x000E	16	I/O	R/W	Reserved - Future Expansion
0x0010	16	I/O	R	Byte Order Hi
				Value @ Reset: 0x4567
0x0012	16	I/O	R	Byte Order Lo
				Value @ Reset: 0x0123
0x0014	16	I/O	R	Reserved Value @ Reset: 0x0000
0x0016	16	I/O	R	Reserved Value @ Reset: 0x0000
0x0018	16	I/O	R	Reserved Value @ Reset: 0x0000
0x001A	16	I/O	R	Reserved Value @ Reset: 0x0000
0x001C	16	I/O	R	Reserved Value @ Reset: 0x0000
0x001E	16	I/O	R	Reserved Value @ Reset: 0x0000

2. Real Time Clock

(For Detailed information, please consult the BQ4802LY Datasheet)

		πιπαιιστι, β	lease con	Suit tile i	BQ4802LY Datasheet)
Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0080		8	I/O	R/W	RTC - Seconds Register
					10 Sec Digit 1 Sec Digit
					7 6 5 4 3 2 1 0 Seconds (00-59) 0 T T T U U U U
					- T = Tens, U = Units
0x0082		8	I/O	R/W	RTC – Seconds Alarm
					10 Sec Digit 1 Sec Digit 7 6 5 4 3 2 1 0
					Seconds alarm
					T = Tens, U = Units
0x0084		8	I/O	R/W	RTC – Minutes Register
					10 Min Digit 1 Min Digit 7 6 5 4 3 2 1 0
					Minutes (00-59) 0 T T T U U U U
					T = Tens, U = Units
0x0086		8	I/O	R/W	RTC - Minutes Alarm 10 Min Digit 1 Sec Digit
					7 6 5 4 3 2 1 0
					Minutes alarm ALM1 ALM0 T T U U U U Minutes alarm T T T T U U U U
					T = Tens, U = Units
0x0088		8	I/O	R/W	RTC - Hours Register
					10 Hour Digit 1 Hour Digit 7 6 5 4 3 2 1 0
					Hours (01-12AM) PM/AM 0 T T U U U U Hours (81-92PM)
					- T = Tens, U = Units
0x008A		8	I/O	R/W	RTC - Hours Alarm
					10 Hour Digit 1 Hour Digit 7 6 5 4 3 2 1 0
					Hours (01-12AM) PM/AM ALMO T T U U U U
					Hours (81-92PM) ALM1
0x008C		8	I/O	R/W	T = Tens, U = Units RTC - Day
oncoo.					10 Day Digit 1 Day Digit
					7 6 5 4 3 2 1 0 Day (01-31) 0 0 T T U U U U
					T = Tens, U = Units
0x008E		8	I/O	R/W	RTC – Day Alarm
					10 Day Digit 1 Day Digit 7 6 5 4 3 2 1 0
					Day (01-31) ALM1 ALM0 T T U U U U
0.0000			1/2	D 244	T = Tens, U = Units
0x0090		8	I/O	R/W	RTC - Day of Week
					Day of Week 7 6 5 4 3 2 1 0
					Day of Week 0 0 0 0 0 U U U (01-07)
					- U = Units
0x0092		8	I/O	R/W	RTC - Month
					Month Digit 7 6 5 4 3 2 1 0
					Month (01-12) 0 0 0 T U U U U
0::0004			1/0	R/W	T = Tens, U = Units
0x0094		8	I/O	K/W	RTC - Year 10 Year Digit 1 Year Digit
					7 6 5 4 3 2 1 0
					Years (99-00)
0x0096		8	I/O	R/W	RTC - Rates
				L	

					7	6	5	4	3	2	1	0	
				Rates	0	WD2	WD1	WD0	RES3	RES2	RES1	RES0	
0x0098	8	I/O	R/W	RTC - Ena	bles								
					7	6	5	4	3	2	1	0	
				Enables	0	0	0	0	AIE	PIE	PWRIE	ABE	
0x009A	8	I/O	R/W	RTC - Flag	js 💮								
					7	6	5	4	3	2	1	0	
				Flags	0	0	0	0	AF	PF	PWRF	BVF	
0x009C	8	I/O	R/W	RTC - Con	trol								
					7	6	5	4	3	2	1	0	
				Control	0	0	0	0	UTI ST	OPn	24/12	DSE	
0x009E	8	I/O	R/W	RTC - Cen	tury								
				10 Year Digit 1 Year Digit									
							7	6 5	4 3	2 1	0		
						ry (99-00)	Т	T T	T U	UU	U		
				T = Tens, U = Ur	nits								

3. Interrupt Controller Registers

		_																		
Addy	Addy		_																	
Start	End	Size	Туре	R/W	Description															
Offset						_														
0x0100		16	I/O	R/W	Interrupt Pendi	ing	Reg	jist	er C	∍ro	up (D (V	/ICI	KY)						
					Interrupt Source	1 5	1 4	1	1 2	1	1	9	8	7	6	5	4	3	2	1 0
					VICKY INT0 (SOF)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1
					VICKY INT1 (SOL)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 0
					VICKY INT2 (Sprite Collision)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0 0
					VICKY INT3 (Bitman Collision)	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0 0
					(Bitmap Collision) VICKY INT4	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0 0
					(VDMA Interrupt) VICKY INT5											0	•			
					(Tile Collision)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0 0
					Reserved VICKY Hot-Plug	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Viciti flot flag		Ů		Ü			U					Ū	Ü	Ü	
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Value @ Reset: 0x		_	Ť	<u> </u>						U		U	U	Ū	0 0
0x0102		16	I/O	R/W	Interrupt Pendi	ing	Reg	jist	er C	3ro	up '	1 (0	θAV	IN)						
					Interrupt Source	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1 0
						5	4	1	1 2	1	0	Э	o	′	0	ິນ	4	3	2	1 0
					PS2 Keyboard Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1 0
					PS2 Mouse	0		0	0	0	0	0	0	0	0	0	0	0	1	0 0
					COM1 Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserveu	U	U	U	U	U	U	U	U	U	U	U	U	U	U	0 0
					Timer 0 (CPU Clock) Timer 1 (CPU Clock)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Timer 2 (CPU Clock)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0 0
					Timer 3 (SOF Clock) Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved RTC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Value @ Reset: 0x	x000		U	U	U	U	U	U	U	U	U	U	U	U	0 0
0.0404		40	1/0	D/M				• - 4				0 /5	-		13/1					
0x0104		16	I/O	R/W	Interrupt Pendi	ıng	Keg	JIST	er C	∍ro	up 2	2 (E	SEA	IK	X)					
					Interrupt Source	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1 0
						5	4	3	2	i	0		U	,	٥	J	7	5		1 0
					IDE SDCard Insert	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					OPL3	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
													U	U				U		
1					BTX INT0 (TBD) BTX INT1 (TBD)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					BTX INT2 (TBD)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					BTX INT3 (TBD)	0		0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
					DAC0 Playback Value @ Reset: 0x	x000	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x0106		16	I/O	R/W	Reserved	A000	J													
000100		10	.,0	14 44																

0x0108	16	I/O	R/W	Polarity Register Group 0 (Not in Use) Value @ Reset: 0x0000
0x010A	16	I/O	R/W	Polarity Register Group 1 (Not in Use) Value @ Reset: 0x0000
0x010C	16	I/O	R/W	Polarity Register Group 2 (Not in Use) Value @ Reset: 0x0000
0x010E	16	I/O	R/W	Reserved
0x0110	16	I/O	R/W	EDGE Register Group 0 (Not in Use) Value @ Reset: 0xFFFF
0x0112	16	I/O	R/W	EDGE Register Group 1 (Not in Use) Value @ Reset: 0xFFFF
0x0114	16	I/O	R/W	EDGE Register Group 2 (Not in Use) Value @ Reset: 0xFFFF
0x0116	16	I/O	R/W	Reserved
0x0118	16	I/O	R/W	MASK Register Group 0 Value @ Reset: 0xFFFF
0x011A	16	I/O	R/W	MASK Register Group 1 Value @ Reset: 0xFFFF
0x011C	16	I/O	R/W	MASK Register Group 2 Value @ Reset: 0xFFFF
0x011E	16	I/O	R/W	Reserved

Priority Level & Grouping

IPL	Priority	Group Definition	VECTORS
111	No Interrupt		
110	Lowest Priority	BEATRIX – DAC	0x580x5F – INT Group 2B
101		BEATRIX – IDE/SD, Yamaha	0x500x57 – INT Group 2A
100		GAVIN - Timer Group	0x480x4F – INT Group 1B
011		GAVIN - SuperIO Group (KB, Mouse, Etc.)	0x400x47 – INT Group 1A
010		VICKY Interrupts Auto-Vector (SOF, SOL, Collision, Etc.)	0x1A – INT Group 0A
001	Highest Priority	Not Used in A2560U.	
000	NMI	Not Used	

4. Timer Controllers Registers

Addy	Addy				
Start Offset	End	Size	Туре	R/W	Description
0x0200		32	I/O	R/W	Control Register 0 Value @ Reset: 0x0000_0000
					Timer 0 – Interrupt Enable Reserved Timer 0 – Enable Reload Timer 0 – Enable Reclear Timer 0 – Enable Reclear Timer 0 – Enable Reclear
					Timer 1 – Interrupt Enable Reserved Timer 1 – Enable Reload Timer 1 – Enable Reclear Timer 1 – Enable Reclear Timer 1 – Enable Reclear
					Timer 2 – Interrupt Enable Reserved Timer 2 – Enable Reload Timer 2 – Enable Reclear Timer 2 – Enable Reclear Timer 2 – Enable Reclear
					Timer 3 – Interrupt Enable Reserved Timer 3 – Enable Reload Timer 3 – Enable Reload Timer 3 – Enable Reclear
0x0204		32	I/O	R/W	Control Register 1 Value @ Reset: 0x0000_0000
					Timer 3 - Enable Reclear Timer 3 - Up/Down
					Reserved +
					Reserved Timer 3 – Compare is Equal (Read Only) Timer 1 – Compare is Equal (Read Only) Timer 1 – Compare is Equal (Read Only) Timer 1 – Compare is Equal (Read Only)
0x0208		32	I/O	R/W	Timer 0 Value (@ CPU Clock)
0x020C		32	I/O	R/W	Timer 0 Compare
0x0210		32	I/O	R/W	Timer 1 Value (@ CPU Clock)
0x0214		32	I/O	R/W	Timer 1 Compare
0x0218		32	1/0	R/W	Timer 2 Value (@ CPU Clock)
0x021C		32	1/0	R/W	Timer 2 Value (@ SOE Clock) Frame Counter
0x0220 0x0224		32	1/0	R/W	Timer 3 Value (@ SOF Clock) – Frame Counter Timer 3 Compare
0x0224 0x0228		32 32	I/O I/O	R/W R/W	Reserved
0x022C		32	I/O	R/W	Reserved
UXUZZC		JZ	1/0	FV/ VV	INESCI YEU

5. SD Card Controller Registers

Addy	Addy				
Start	End	Size	Туре	R/W	Description
Offset					
0x0300		8	I/O	R/W	Version Reg 7 6 5 4 3 2 1 0 Major Revision Number [3]
0x0301		8	I/O	R/W	Master Control Register 7 6 5 4 3 2 1 0 Reserved
0x0302		8	I/O	R/W	Transfer Type
0x0303		8	I/O	R/W	Transfer Control Register 7 6 5 4 3 2 1 0 Reserved
0x0304		8	I/O	R	Transfer Status Register 7 6 5 4 3 2 1 0 Reserved ← Reser
0x0305		8	1/0	R/W	Transfer Error Register
0x0306		8	I/O	R/W	Direct Access Data Register TX_Data[7:0] (W) Set TX_DATA prior to starting a DIRECT_ACCESS transaction. Note that the SPI bus has no concept of a read or write transaction. Thus every DIRECT_ACCESS transaction transmits data from the SPI master, and receives data from the SPI slave. RX_Data[7:0] (R) Read RX_DATA after completing a DIRECT_ACCESS transaction.
0x0307		8	I/O	R/W	SD Address Register [7:0] Normally set to zero, because memory accesses should occur on a 512 bytes boundary. Set the SD/MMC memory address before starting a block read or block write.

0x0308	8	I/O	R/W	SD Address Register [15:8] Normally set SD_ADDR[8] to zero, because memory accesses should occur on a
				512 bytes boundary.
0x0309	8	I/O	R/W	SD Address Register [23:16]
0x030A	8	I/O	R/W	SD Address Register [31:24]
0x030B	8	I/O	R/W	SPI Clock Del Register SPI_CLK_DEL controls the frequency of the SPI_CLK after SD initialization is
				completed. SPI_CLK_DEL = (spiSysClk / (SPI_CLK * 2)) – 1
0x0310	8	I/O	R	Reception FIFO Data Register
				SD/MMC block read data.
				Note, FIFO size matches the SD/MMC block size of 512 bytes.
0x0312	8	I/O	R/W	Reception FIFO Data Count Register [15:8]
				MSB of FIFO_DATA_COUNT. Indicates the number of data entries within the FIFO.
0x0313	8	I/O	R/W	Reception FIFO Data Count Register [7:0]
		-, -		LSB of FIFO_DATA_COUNT.
				Indicates the number of data entries within the FIFO.
0x0314	8	I/O	R/W	Reception FIFO Control Register
				7 6 5 4 3 2 1 0
				Reserved + 1 = Force FIFO Reserved + Empty
				Reserved Reserved
				Reserved 4
				Reserved
0x0320	8	I/O	R/W	Deletes all the data samples within the FIFO. Self clearing.
UXU32U	•	1/0	IK/VV	Transmission FIFO Data Register SD/MMC block write data.
				FIFO size matches the SD/MMC block size of 512 bytes.
0x0324	8	I/O	R/W	Transmission FIFO Control Register
UXU324	•	1/0	R/VV	7 6 5 4 3 2 1 0
				Reserved 1 1 = Force FIFO
				Reserved Empty
				Reserved Reserved
				Reserved Reserved
				Deletes all the data samples within the FIFO. Self clearing.

6. IDE Control Registers

(For more detail on how to use the IDE, please consult the official PATA documentation)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0400		16	I/O	R/W	IDE Data Register
0x0402		8	I/O	R/W	IDE Error
					Bad Block Uncorrectable Data Hedia Changed Holding Command Aborted ID Mark not found Hedia Change Request
0x0404		8	I/O	R/W	IDE Sector CNT
0x0406		8	I/O	R/W	IDE Sector SRT / LBA0
0x0408		8	I/O	R/W	IDE Cylinder Low / LBA1
0x040A		8	I/O	R/W	IDE Cylinder Hi / LBA2
0x040C		8	I/O	R/W	IDE Head / DEVSEL
0x040E		8	I/O	R/W	IDE CMD (W) /STAT (R)
					Busy Drive Ready (DRDY) Drive write Fault (DF) Drive Seek Complete (DSC) For the Command list, refer to the official PATA Documentation.

7. JOYSTICK Control Registers

Addy	Addy				
Start	End	Size	Туре	R/W	Description
Offset			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
0x0500		16	I/O	R/W	Atari Style DB9 Joystick Port 0 & 1 Data Input
					7 6 5 4 3 2 1 0
					J1 Button 2 ← J1 Up
					J1 Button 1 ← J1 Down
					Reserved ← J1 Left
					J1 Button 0 ← J1 Right
					15 14 13 12 11 10 9 8
					J0 Button 2 ← J0 Up
					J0 Button 1 ← J0 Down
					Reserved ← J0 Left
					J0 Button 0 ← J0 Right
0x0502		16	I/O	R	Reserved - Reads: 0x0000
0x0504		16	I/O	R/W	NES/SNES Control Register & Status
					7 6 5 4 3 2 1 0 Start Data Capture - NES/SNIES Dot 0 Enable
					Data Capture Done ← NES/SNES Port 0 Enable NES/SNES Port 1 Enable
					Reserved Port 0 Type - 0: NES / 1: SNES
					Reserved Port 1 Type - 0: NES / 1: SNES
					15 14 13 12 11 10 9 8
					Reserved Reserved
					Reserved Reserved Reserved
					Reserved Reserved Reserved
					Neserved 4
0x0506		16	I/O	R	Reserved - Reads: 0x0000
0x0508		16	I/O	R	NES/SNES Port 0 – Input 0 (When using Joypad Adapter)
					7 6 5 4 3 2 1 0 NES - A/SNES - Y → NES/SNES - Bight
					NES - A/SNES - Y ← → NES/SNES - Right NES/SNES - B ← → NES/SNES - Left
					NES/SNES - Select ← NES/SNES - Down
					NES/SNES - Start ← NES/SNES - Up
					15 14 13 12 11 10 9 8 Reserved - SNES_R
					Reserved ← → SNES - R Reserved ← → SNES - L
					Reserved SNES - X
					Reserved ← SNES - A
0x050A		16	I/O	R	NES/SNES Port 0 – Input 1 (When using Joypad Adapter)
0x050C		16	I/O	R	NES/SNES Port 0 – Input 2 (When using Joypad Adapter)
0x050E		16	I/O	R	NES/SNES Port 0 – Input 3 (When using Joypad Adapter)
0x0510		16	I/O	R	NES/SNES Port 1 – Input 0 (When using Joypad Adapter)
					7 6 5 4 3 2 1 0 NES - A/SNES - Y - NES/SNES - Bight
					NES - A/SNES - Y NES/SNES - B NES/SNES - Left
					NES/SNES - Select ← NES/SNES - Down
					NES/SNES - Start ← NES/SNES - Up
					15 14 13 12 11 10 9 8
					Reserved ← → SNES - R Reserved ← → SNES - L
					Reserved ← SNES - X
					Reserved ← SNES - A
0x0512		16	I/O	R	NES/SNES Port 1 – Input 1 (When using Joypad Adapter)
0x0514 0x0516		16	I/O	R	NES/SNES Port 1 – Input 2 (When using Joypad Adapter)
	1	16	I/O	R	NES/SNES Port 1 – Input 3 (When using Joypad Adapter)

0x0518	16	I/O	R	DIP Switch Value
				7 6 5 4 3 2 1 0
				Reserved Boot Mode [0]
				Reserved Boot Mode [1]
				Reserved Reserved
				Reserved Reserved
				15 14 13 12 11 10 9 8
				Reserved ← User DIP [0]
				Reserved ← User DIP [1]
				Reserved User DIP [2]
				Reserved Reserved
0x051A	16	I/O	R	SD Card Write Protect & Card Detect Switch Value
				7 6 5 4 3 2 1 0
				Reserved Reserved
				Reserved Reserved Reserved
				Reserved Reserved
				15 14 13 12 11 10 9 8
				Reserved SD Card - Card Detect
				Reserved SD Card - Write Protect
				Reserved Reserved
				Reserved Reserved
0x051C	16	I/O	R	Reserved - Reads: 0x5555
0x051E	16	I/O	R	Reserved - Reads: 0xAAAA

8. PS2 Controller + Simple UART

(For more detail on the PS2 Controller, consult the official documentation) (For more detail on the Simple UART, consult the official 16550 datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
					PS2 Controller
0x2800		8	I/O	R/W	Keyboard/Mouse Output Buffer (W)
					Keyboard/Mouse Input Buffer (R)
					Keyboard/Mouse Data Buffer (R/W)
0x2804		8	I/O	R/W	Keyboard/Mouse Status Port (R)
					Keyboard/Mouse CMD Port (W)
					Simple UART (Compatible with 16550)
0x28F8		8	I/O	R/W	(RHR) Receiver Holding Register (R)
					(THR) Transmitter Holding Register (W)
0x28F9		8	I/O	R/W	(IER) Interrupt Enable Register
0x28FA		8	I/O	R/W	(ISR) Interrupt Status Register (R)
					(FCR) FIFO Control Register (FIFO is 16 Bytes Deep) (W)
0x28FB		8	I/O	R/W	(LCR) Line Control Register
0x28FC		8	I/O	R/W	(MCR) Modem Control Register
0x28FD		8	I/O	R	(LSR) Line Status Register
0x28FE		8	I/O	R/W	(MSR) Modem Status Register
0x28FF		8	I/O	R/W	(SPR) Scratch Pad Register
					When DLAB = 1
0x28F8		8	I/O	R/W	(DLL) Baud rate Divisor's Constant LSB
0x28F9		8	I/O	R/W	(DLM) Baud rate Divisor's Constant MSB
0x28FD		8	I/O	W	(PSD) Pre-Scaler Division

9. Fixed-Point Math Processing Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
					UNSIGNED MULTPLICATION
0x3000		32	I/O	R/W	Operand A
0x3004		32	I/O	R/W	Operand B
0x3008		32	I/O	R/W	Results [31:0] Low
0x300C		32	I/O	R/W	Results [63:32] Hi
					SIGNED MULTPLICATION
0x3020		32	I/O	R/W	Operand A
0x3024		32	I/O	R/W	Operand B
0x3028		32	I/O	R/W	Results [31:0] Low
0x302C		32	I/O	R/W	Results [63:32] Hi
					UNSIGNED DIVISION
0x3040		32	I/O	R/W	Operand A
0x3044		32	I/O	R/W	Operand B
0x3048		32	I/O	R/W	Quotient Results [31:0]
0x304C		32	I/O	R/W	Remain Results [31:0]
					SIGNED DIVISION
0x3060		32	I/O	R/W	Operand A
0x3064		32	I/O	R/W	Operand B
0x3068		32	I/O	R/W	Quotient Results [31:0]
0x306C		32	I/O	R/W	Remain Results [31:0]

10. Float-Point Math Processing Block

Addy	Addy				
Start	End	Size	Туре	R/W	Description
Offset					Control Registers
0x4000		16	I/O	R/W	Control Register 0
OX-1000			1,0		Control Register C
					7 6 5 4 3 2 1 0
					Add/Sub Input1 Mux[1] User Input0 – 0: Float – 1: Convert 20.12 to Float Add/Sub Input1 Mux[0] User Input1 – 0: Float – 1: Convert 20.12 to Float
					Add/Sub Input0 Mux[1] ← Reserved
					Add/Sub Input0 Mux[0] ← → ADD/SUB Ctrl – 0: Subtraction - 1: Addition
					15 14 13 12 11 10 9 8 Reserved ←
					Reserved Reserved Reserved Reserved Reserved
					Reserved ← Reserved
					Input 0 Mux [1] [0] Input 1 Mux [1] [0] Output Mux [1] [0] Input Mux 0 0 0 Multiply Out 0 0 0 Multiply Out 0 0 0 Multiply Out 0 0 0 0 Multiply Out 0 0 0 0 0 0 0 0 0
					Input Mux 1 0 1 Input Mux 1 0 1 Division Out 0 1
					Multiply Out 1 0 Multiply Out 1 0 Add/Sub Out 1 0 Division Out 1 1 Division Out 1 1 Value '1' in Float 1 1
0x4002		16	I/O	R/W	Control Register 1
					7 6 5 4 3 2 1 0 Reserved ← Output Mux[0]
					Reserved ← Output Mux[1]
					Reserved Reserved Reserved Reserved
					15 14 13 12 11 10 9 8
					Reserved SD Card - Card Detect
					Reserved ← → SD Card - Write Protect Reserved ← → Reserved
					Reserved ← Reserved
					Status Registers
0x4004		16	I/O	R	Status Register 0 7 6 5 4 3 2 1 0
					Reserved
					Reserved Multiply: Overflow Reserved Multiply: Underflow
					Reserved Multiply: Zero
					15 14 13 12 11 10 9 8
					Reserved ← Division: NAN
					Reserved Division: Overflow Reserved Division: Underflow
					Division by Zero ← → Division: Zero
0x4006		16	I/O	R	Status Register 1
					7 6 5 4 3 2 1 0 Reserved ←
					Reserved Addition: Overflow
					Reserved Reserved Addition: Underflow Addition: Zero
					15 14 13 12 11 10 9 8
					Reserved Converter: NAN
	~				Reserved Converter: Overflow Reserved Converter: Underflow
					Reserved + Reserved
					User Input
0x4008		32	I/O	w	User Input 0 (IEEE Float Input or 20.12 Fixed-Point Input)
0x400C		32	I/O	W	User Input 1 (IEEE Float Input or 20.12 Fixed-Point Input)
					User Output
0x4008		32	I/O	R	User Output (IEEE Float Output)
0x400C		32	I/O	R	User Output (Fixed-Point 20.12 Output)

BEATRIX Address Offset: 0x00B2

11. BEATRIX Control Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD

12. PSG (SN76489) Control Registers

(For Detailed information about the part's registers, please consult the SN76489 Datasheet)

					,
Addy	Addy				
Start	End	Size	Type	R/W	Description
Offset					
0x0110		8	I/O	W	Internal (FPGA) PSG – LEFT Channel
0x0120		8	I/O	W	Internal (FPGA) PSG – RIGHT Channel
0x0130		8	I/O	W	Internal (FPGA) PSG – MONO Channel
					When writing here, both Channels are written to at the same time.

13. OPL3 Control Registers

(For Detailed information about the part's registers, please consult the OPL3 Datasheet)

Addy	Addy	liation abo	ut the par	l s regis	ters, please consult the OPL3 Datasheet)
Start	End	Size	Туре	R/W	Description
Offset	Liiu	3126	Type	10/10	Description
Onset					RIGHT Channel (Registers summarized)
0x0201		8	I/O	w	TEST
0x0202		8	I/O	w	TIMER-1
0x0203		8	I/O	w	TIMER-2
0x0203		8	I/O	w	IRQ
0x0205		8	I/O	w	Set OPL3 Mode
0x0208		8	I/O	W	CSM
0x0230		8	I/O	w	AM/VID/EG/KSR/MULT
0x0240		8	I/O	w	KSL/TL
0x0260		8	I/O	W	AR/DR
0x0280		8	I/O	w	SL/RR
0x02A0		8	I/O	W	F-Number
0x02B0		8	I/O	w	KON/BLOCK/F-Number
0x02BD		8	I/O	w	DEPTH/RYTHM
0x02C0		8	I/O	w	FEEDBACK
0x02E0		8	I/O	W	WAVE/SELECT
					LEFT Channel (Registers summarized)
0x0301		8	I/O	W	TEST
0x0302		8	I/O	W	TIMER-1
0x0303		8	1/0	W	TIMER-2
0x0304		8	I/O	W	IRQ
0x0305		8	▶ I/O	W	
0x0308		8	I/O	W	CSM
0x0320		8	I/O	W	AM/VID/EG/KSR/MULT
0x0340		8	I/O	W	KSL/TL
0x0360		8	I/O	W	AR/DR
0x0380		8	I/O	W	SL/RR
0x03A0		8	I/O	W	F-Number
0x03B0		8	I/O	W	KON/BLOCK/F-Number
0x03BD		8	I/O	W	DEPTH/RYTHM
0x03C0		8	I/O	W	FEEDBACK
0x03E0		8	I/O	W	WAVE/SELECT

14. CODEC Control Registers

(For Detailed information about the part's registers, please consult the WM8776SEFT/V Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0E00		16	I/O	w	DATA Register (Data is serialized to the CODEC after the Write Transaction is completed)
0x0E00		16	I/O	R	STATUS 7 6 5 4 3 2 1 0 Reserved Reser

15. SID Control Registers

(For Detailed information about the part's registers, please consult the CBM6581 Datasheet)

,		illon abou	t trie par	t s regis	ters, please consult the CBM6581 Datasheet)
Addy	Addy				
Start	End	Size	Тур	R/W	Description
Offset			е		
					LEFT Channel (Registers summarized)
0x1000		8	I/O	R/W	Voice 1 - FREQ LOW
0x1001		8	I/O	R/W	Voice 1 - FREQ HI
0x1002		8	I/O	R/W	Voice 1 - PW LO
0x1003		8	I/O	R/W	Voice 1 - PW HI
0x1004		8	I/O	R/W	Voice 1 - Control
0x1005		8	I/O	R/W	Voice 1 - Attack / Decay
0x1006		8	I/O	R/W	Voice 1 - Sustain / Release
0x1007		8	I/O	R/W	Voice 2 - FREQ LOW
0x1008		8	I/O	R/W	Voice 2 - FREQ HI
0x1009		8	I/O	R/W	Voice 2 - PW LO
0x1003		8	I/O	R/W	Voice 2 - PW HI
0x100A		8	I/O	R/W	Voice 2 - FW III
0x100B		8	I/O	R/W	Voice 2 - Control Voice 2 - Attack / Decay
0x100C		8	I/O	R/W	Voice 2 - Attack / Decay Voice 2 - Sustain / Release
0x100E		8	1/0	R/W	Voice 3 - FREQ LOW
0x100F		8	I/O	R/W	Voice 3 - FREQ HI
0x1010		8	I/O	R/W	Voice 3 - PW LO
0x1011		8	I/O	R/W	Voice 3 - PW HI
0x1012		8	I/O	R/W	Voice 3 - Control
0x1013		8	I/O	R/W	Voice 3 - Attack / Decay
0x1014		8	I/O	R/W	Voice 3 – Sustain / Release
0x1015		8	I/O	R/W	Filter - FC LOW
0x1016		8	I/O	R/W	Filter - FC HI
0x1017		8	I/O	R/W	Filter - RES / FILT
0x1018		8	I/O	R/W	Filter - Mode / VOL
0x1019		8	I/O	R/W	POT X (not Supported)
0x101A		8	I/O	R/W	POT Y (not Supported)
0x101B		8	I/O	R/W	OSC3 / RANDOM
0x101C		8	I/O	R/W	ENV3
0x101D		8	I/O	R/W	Reserved
0x101E		8	I/O	R/W	Reserved
0x101F		8	I/O	R/W	Reserved
					RIGHT Channel (Registers summarized)
0x1200		8	I/O	R/W	Voice 1 - FREQ LOW
0x1201		8	I/O	R/W	Voice 1 - FREQ HI
0x1202		8	I/O	R/W	Voice 1 – PW LO
0x1203		8	I/O	R/W	Voice 1 – PW HI
0x1204		8	I/O	R/W	Voice 1 - Control
0x1205		8	I/O	R/W	Voice 1 – Attack / Decay
0x1206		8	I/O	R/W	Voice 1 – Sustain / Release
0x1207		8	I/O	R/W	Voice 2 - FREQ LOW
0x1208		8	I/O	R/W	Voice 2 - FREQ HI
0x1209		8	I/O	R/W	Voice 2 - PW LO
0x120A		8	I/O	R/W	Voice 2 – PW HI
0x120B		8	I/O	R/W	Voice 2 - Control
0x120C		8	I/O	R/W	Voice 2 - Attack / Decay
0x120D		8	I/O	R/W	Voice 2 - Sustain / Release
0x120E		8	I/O	R/W	Voice 3 - FREQ LOW
	<u>I</u>				1


0x120F		8	I/O	R/W	Voice 3 - FREQ HI
0x1210		8	I/O	R/W	Voice 3 – PW LO
0x1211		8	I/O	R/W	Voice 3 – PW HI
0x1212		8	I/O	R/W	Voice 3 - Control
0x1213		8	I/O	R/W	Voice 3 – Attack / Decay
0x1214		8	I/O	R/W	Voice 3 - Sustain / Release
0x1215		8	I/O	R/W	Filter - FC LOW
0x1216		8	I/O	R/W	Filter – FC HI
0x1217		8	I/O	R/W	Filter - RES / FILT
0x1218		8	I/O	R/W	Filter - Mode / VOL
0x1219		8	I/O	R/W	POT X (not Supported)
0x121A		8	I/O	R/W	POT Y (not Supported)
0x121B		8	I/O	R/W	OSC3 / RANDOM
0x121C		8	I/O	R/W	ENV3
0x121D		8	I/O	R/W	Reserved
0x121E		8	I/O	R/W	Reserved
0x121F		8	I/O	R/W	Reserved
					MONO Channel (Registers summarized)
0x1400	0x141F	8	I/O	R/W	When writing here, both Channels are written to at the same time.


16. DAC Control Registers (48Khz Sampling)


Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x2000		8	I/O	R/W	TBD
0x2001		8	I/O	R/W	TBD
0x2002		8	I/O	R/W	TBD
0x2003		8	I/O	R/W	TBD
0x2004		8	I/O	R/W	TBD
0x2005		8	I/O	R/W	TBD
0x2006		8	1/0	R/W	TBD
0x2007		8	I/O	R/W	TBD

VICKY II Address Offset: 0x00B4

1. System Control Register








				Line Compare Value[3] Line Compare Value[2] Line Compare Value[1] Line Compare Value[1] Reserved Reserved Line Compare Value[0] Reserved Reserved
				Line Compare Value[4] Line Compare Value[10] Line Compare Value[5] Line Compare Value[9] Line Compare Value[8] Line Compare Value[7]
0x0020	16	I/O	R/W	Reserved
0x0022	16	I/O	R/W	Reserved
0x0024	16	I/O	R/W	Reserved
0x0026	16	I/O	R/W	Reserved
0x0028	16	I/O	R/W	Reserved
0x002A	16	I/O	R/W	Reserved
0x002C	16	I/O	R/W	Reserved
0x002E	16	I/O	R/W	Reserved
0x0030	16	I/O	R/W	FPGA Load Date 4x BCD Numbers - Year
0x0032	16	I/O	R/W	FPGA Load Date 2x BCD Numbers – Month / 2x BCD Numbers Day
0x0034	16	I/O	R/W	PCB Revision in ASCII – Example: "A0"
0x0036	16	I/O	R/W	PCB Revision in ASCII – Example: "A" + "\n"
0x0038	16	I/O	R/W	FPGA Sub-Version - 4x BCD Numbers
0x003A	16	I/O	R/W	FPGA Version - 4x BCD Numbers
0x003C	16	I/O	R/W	FPGA Chip Part Number (low) - 4x BCD Numbers - "5171"
0x003E	16	I/O	R/W	FPGA Chip Part Number (hi) - 4x BCD Numbers - "0009"

1. Bitmap Control Registers

				- 5	
Addy Start Offset	Addy End	Size	Туре	R/W	Description
		20	1/0	D/M	Bitman Lavary Control Beginter (Foregreened Lavar)
0x0100		32	I/O	R/W	Bitmap Layer0 Control Register (Foreground Layer)
					7 6 5 4 3 2 1 0
					Reserved ← → Bitmap Layer Enable
					Bitmap Layer Collision On ← Bitmap Layer LUT[0]
					Reserved Bitmap Layer LUT[1] Reserved Bitmap Layer LUT[2]
					Neserved Third Layer Longs
					15 14 13 12 11 10 9 8
					Reserved ← Reserved
					Reserved ← Reserved
					Reserved Reserved
					Reserved Reserved
					23 22 21 20 19 18 17 16
					Reserved ← Reserved
					Reserved Reserved
					Reserved ← Reserved
					Reserved ← Reserved
					31 30 29 28 27 26 25 24
					Reserved Reserved
					Reserved Reserved
					Reserved Reserved
					Reserved ← Reserved
0x0104		32	I/O	R/W	Bitmap Layer0 VRAM Address Pointer
CAC IC I		-			Offset within the VRAM memory from VICKY's perspective
					VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF
					Always position the bitmap within a 32bits Boundary address.
0x0108		32	I/O	R/W	Bitmap Layer1 Control Register (Background Layer)
		-			7 6 5 4 3 2 1 0
					Reserved ← Bitmap Layer Enable
					Bitmap Layer Collision On ← Bitmap Layer LUT[0]
			,		Reserved Bitmap Layer LUT[1]
					Reserved ← Bitmap Layer LUT[2]
					15 11 10 10 11 10 0
					15 14 13 12 11 10 9 8 Reserved
					Reserved Reserved Reserved
					Reserved Reserved
					Reserved + Reserved
					23 22 21 20 19 18 17 16
					December 1
					Reserved Reserved Reserved
					Reserved Reserved
					Reserved ← Reserved
					04 00 00 07 07 04
					31 30 29 28 27 26 25 24 Reserved
					Reserved Reserved Reserved
	7	1			Reserved Reserved Reserved
					Reserved + Reserved
0×0000		22	1/0	D/M	
0x000C		32	I/O	R/W	Officet within the VPAM memory from VICKV's perspective
		1			Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF
					Always position the bitmap within a 32bits Boundary address.
0x0010		32	I/O	R/W	Bitmap Collision Layer Control Register (Not Implemented)
				-	
0x0014		32	I/O	R/W	Bitmap Collision Layer VRAM Address Pointer (Not Implemented)

2. Tile Map Control Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0200		16	I/O	w	Tile Map Layer0 Control Register (Foreground Layer) 7 6 5 4 3 2 1 0 Reserved Tile Map Layer Collision On Reserved
					Reserved Reserved Note: The LUT is defined in each tile Attributes Bit field [13:11] The Tile Set is also defined in each tile Attributes bit field [10:8] The Master Collision bit is defined here, but each tile needs to be turn on for collision control by setting bit [14] in the Tile 16bits definition.
0x0204		32	I/O	W	Tile Map Layer0 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address.
0x0208		16	I/O	W	Tile Map Layer0 X Map Size 7 6 5 4 3 2 1 0
0x020A		16	I/O	W	Tile Map Layer0 Y Map Size 7 6 5 4 3 2 1 0 Map Y Size[7]
0x020C		16	I/O	w	Tile Map Layer0 X Position 7 6 5 4 3 2 1 0 Map X Pos[3]
0x020E		16	I/O	W	Tile Map Layer0 Y Position



0x0288	32	2	I/O	W	Tile Graphics Set Addy Pointer 2
0x028C	32	2	I/O	W	Tile Graphics Set Addy Pointer 3
0x0290	32	2	I/O	W	Tile Graphics Set Addy Pointer 4
0x0294	32	2	I/O	W	Tile Graphics Set Addy Pointer 5
0x0298	32	2	I/O	W	Tile Graphics Set Addy Pointer 6
0x029C	32	2	I/O	W	Tile Graphics Set Addy Pointer 7



3. Collision Status Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0300	0x03FF	16	I/O	W	To Be documented



4. Mouse Pointer Graphic Memory

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0400	0x0BFF	16	MEM	W	16x16 – Full color Mouse Pointer Memory Pointer

5. Mouse Control Registers

5. Mo	5. Mouse Control Registers									
Addy Start Offset	Addy End	Size	Туре	R/W	Description					
0x0C00		16	1/0	R/W	Mouse Pointer Control Register 7 6 5 4 3 2 1 0 Reserved					
0x0C02		16	I/O	R	Mouse Pointer X Position					
0x0C04		16	I/O	R	Mouse Pointer Y Position					
0x0C06		16	I/O	R	Reserved					
0x0C08		16	I/O	R	Reserved					
0x0C0A		16	I/O	R/W	PS2 Mouse Byte 0					
0x0C0C		16	I/O	R/W	PS2 Mouse Byte 1					
0x0C0E		16	I/O	R/W	PS2 Mouse Byte 2					

6. Sprites Control Registers

				09.0	
Addy	Addy				
Start	End	Siz	Туре	R/W	Description
Offset		е			
0x1000		16	I/O	W	Sprite 0 Control Register + Pointer Addy Low - Top Priority
					Sprite Collision Enable ← Sprite Enable
					Sprite Layer Depth[2] ← → Sprite Layer LUT[0] Sprite Layer Depth[1] ← → Sprite Layer LUT[1]
					Sprite Layer Depth[0] ← Sprite Layer LUT[2]
					15 14 13 12 11 10 9 8
					Sprite Graphics Ptr Addy[7] ← → Sprite Graphics Ptr Addy[0] Sprite Graphics Ptr Addy[6] ← → Sprite Graphics Ptr Addy[1]
					Sprite Graphics Ptr Addy[5] Sprite Graphics Ptr Addy[4] Sprite Graphics Ptr Addy[4] Sprite Graphics Ptr Addy[3]
0x1002		16	I/O	w	Sprite 0 Graphics Pointer Addy (Hi Part)
0x1002		10	1/0	**	7 6 5 4 3 2 1 0
					Sprite Graphics Ptr Addy[8] Sprite Graphics Ptr Addy[8]
					Sprite Graphics Ptr Addy[14] Sprite Graphics Ptr Addy[13] Sprite Graphics Ptr Addy[10]
					Sprite Graphics Ptr Addy[12] ← Sprite Graphics Ptr Addy[11]
					15 14 13 12 11 10 9 8 Reserved ← → Sprite Graphics Ptr Addy[16]
					Reserved Sprite Graphics Ptr Addy[17]
					Sprite Graphics Ptr Addy[21] Sprite Graphics Ptr Addy[20] Sprite Graphics Ptr Addy[20]
					Always position the Pointer within a 16bits Boundary address.
0x1004		16	I/O	W	Sprite 0 X Position
					Note: The position 0,0 of a sprite is -32, -32 offscreen
0x1006		16	I/O	W	Sprite 0 Y Position
					Note: The position 0,0 of a sprite is -32, -32 offscreen
0x1008	0x100E	16	I/O	W	Sprite 1
0x1010	0x1016	16	I/O	W	Sprite 2
0x1018	0x101E	16	I/O	W	Sprite 3
0x1020	0x1026	16	I/O	W	Sprite 4
0x1028	0x102E	16	I/O	W	Sprite 5
0x1030	0x1036	16	I/O	W	Sprite 6
0x1038	0x103E	16	I/O	W	Sprite 7
0x1040	0x1046	16	I/O	W	Sprite 8
0x1048	0x104E	16	I/O	W	Sprite 9
0x1050	0x1056	16	1/0	W	Sprite 10
0x1058	0x105E	16	1/0	W	Sprite 11
0x1060	0x1066	16	1/0	W	Sprite 12
0x1068	0x106E	16	1/0	W	Sprite 13
0x1070	0x1076	16	1/0	W	Sprite 14
0x1078 0x1080	0x107E 0x1086	16 16	I/O	W	Sprite 15 Sprite 16
0x1080	0x1086	16	I/O	W	Sprite 17
0x1088	0x108E	16	I/O	W	Sprite 17
0x1090	0x1096 0x109E	16	I/O	W	Sprite 19
0x1098	0x109E 0x10A6	16	I/O	W	Sprite 19
0x10A0 0x10A8	0x10A6 0x10AE	16	I/O	W	Sprite 21
0x10A8 0x10B0	0x10AE 0x10B6	16	I/O	W	Sprite 22
0x10B0 0x10B8	0x10B6 0x10BE	16	I/O	W	Sprite 23
0x10B6	0x10BE	16	I/O	W	Sprite 24
0x10C8	0x10CE	16	I/O	W	Sprite 25
0x10D0	0x100E	16	I/O	w	Sprite 26
0x10D8	0x10D6	16	I/O	W	Sprite 27
0x10E0	0x10E6	16	I/O	W	Sprite 27
0x10E8	0x10EE	16	I/O	w	Sprite 29
0x10E0	0x10EE	16	I/O	W	Sprite 30
0 1 1 0 1 U	UA I UI U		., 5		-p

0x10F8 0x10FE 16 I/O W Sprite 31 0x1100 0x1106 16 I/O W Sprite 32 0x1110 0x1116 16 I/O W Sprite 34 0x1112 0x11126 16 I/O W Sprite 35 0x1120 0x1126 16 I/O W Sprite 37 0x1132 0x1136 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1133 0x1136 16 I/O W Sprite 38 0x1140 0x1146 16 I/O W Sprite 38 0x1133 0x1136 16 I/O W Sprite 38 0x1140 0x1146 16 I/O W Sprite 40 0x11418 0x1146 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1160				1		
0x1108 0x1116 16 I/O W Sprite 33 0x1110 0x1118 16 I/O W Sprite 34 0x1120 0x1126 16 I/O W Sprite 35 0x1120 0x1126 16 I/O W Sprite 36 0x1128 0x1128 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1131 0x1136 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1141 0x1146 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1151 0x1156 16 I/O W Sprite 43 0x1158 0x1166 16 I/O W Sprite 44 0x1170 0x1176 16 I/O W Sprite 45 0x1178 <	0x10F8	0x10FE	16	I/O	W	Sprite 31
0x1110 0x1116 16 I/O W Sprite 34 0x1118 0x1112 16 I/O W Sprite 35 0x1128 0x112E 16 I/O W Sprite 36 0x1130 0x1136 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1131 0x1136 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1140 0x1146 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1150 0x1166 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 43 0x1161 0x1166 16 I/O W Sprite 44 0x1170 0x1166 16 I/O W Sprite 45 0x1178 <	0x1100	0x1106	16	I/O	W	Sprite 32
0x1118 0x1126 16 I/O W Sprite 35 0x1120 0x1126 16 I/O W Sprite 36 0x1131 0x1136 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1138 0x113E 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 43 0x11710 0x1176 16 I/O W Sprite 45 0x11710 0x1177 16 I/O W Sprite 47 0x1180	0x1108	0x110E	16	I/O	W	Sprite 33
0x1120 0x1126 16 I/O W Sprite 36 0x1128 0x112E 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1138 0x1136 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1180 0x1186 16 I/O W Sprite 49 0x1190 <	0x1110	0x1116	16	I/O	W	Sprite 34
0x1128 0x112E 16 I/O W Sprite 37 0x1130 0x1136 16 I/O W Sprite 38 0x1143 0x113E 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1180 0x1181 16 I/O W Sprite 49 0x1190 <	0x1118	0x111E	16	I/O	W	Sprite 35
0x1130 0x1136 16 I/O W Sprite 38 0x1138 0x113E 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1160 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x1177 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1180 0x1186 16 I/O W Sprite 50 0x1190 <	0x1120	0x1126	16	I/O	W	Sprite 36
0x1138 0x113E 16 I/O W Sprite 39 0x1140 0x1146 16 I/O W Sprite 40 0x1158 0x115E 16 I/O W Sprite 41 0x1150 0x115E 16 I/O W Sprite 42 0x1150 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1171 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 49 0x1180 0x1186 16 I/O W Sprite 50 0x1191 0x1196 16 I/O W Sprite 52 0x11A0 <	0x1128	0x112E	16	I/O	W	Sprite 37
0x1140 0x1146 16 I/O W Sprite 40 0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 45 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1180 0x1186 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1191 0x1196 16 I/O W Sprite 51 0x1190 0x11A6 16 I/O W Sprite 52 0x11A0 <	0x1130	0x1136	16	I/O	W	Sprite 38
0x1148 0x114E 16 I/O W Sprite 41 0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 49 0x1180 0x118E 16 I/O W Sprite 50 0x1190 0x1196 16 I/O W Sprite 51 0x1191 0x1196 16 I/O W Sprite 52 0x11A0 0x11A6 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 55 0x11C0 <	0x1138	0x113E	16	I/O	W	Sprite 39
0x1150 0x1156 16 I/O W Sprite 42 0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1171 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1181 0x1181 16 I/O W Sprite 49 0x1181 0x1196 16 I/O W Sprite 50 0x1190 0x1196 16 I/O W Sprite 51 0x1140 0x1146 16 I/O W Sprite 52 0x1140 0x1146 16 I/O W Sprite 53 0x1180 0x1186 16 I/O W Sprite 55 0x1100 0x1106 <	0x1140	0x1146	16	I/O	W	Sprite 40
0x1158 0x115E 16 I/O W Sprite 43 0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 49 0x1188 0x118E 16 I/O W Sprite 50 0x1190 0x1196 16 I/O W Sprite 51 0x1198 0x11AB 16 I/O W Sprite 52 0x11AB 0x11AB 16 I/O W Sprite 53 0x11B0 0x11BB 16 I/O W Sprite 54 0x11B0 0x11BB 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 57 0x11D0 <	0x1148	0x114E	16	I/O	W	Sprite 41
0x1160 0x1166 16 I/O W Sprite 44 0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1188 0x118E 16 I/O W Sprite 50 0x1190 0x1196 16 I/O W Sprite 51 0x1198 0x119E 16 I/O W Sprite 52 0x11A0 0x11A6 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B0 0x11B6 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 57 0x11D0 <	0x1150	0x1156	16	I/O	W	Sprite 42
0x1168 0x116E 16 I/O W Sprite 45 0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1188 0x118E 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B0 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 59 0x11D0 <	0x1158	0x115E	16	I/O	W	Sprite 43
0x1170 0x1176 16 I/O W Sprite 46 0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1188 0x118E 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B0 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 59 0x11D0 0x11E6 16 I/O W Sprite 60 0x11E8 <	0x1160	0x1166	16	I/O	W	Sprite 44
0x1178 0x117E 16 I/O W Sprite 47 0x1180 0x1186 16 I/O W Sprite 48 0x1188 0x118E 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 55 0x11B8 0x11BE 16 I/O W Sprite 56 0x11C0 0x11C6 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11E6 16 I/O W Sprite 61 0x11F0 <	0x1168	0x116E	16	I/O	W	Sprite 45
0x1180 0x1186 16 I/O W Sprite 48 0x1188 0x118E 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x1170	0x1176	16	I/O	W	Sprite 46
0x1188 0x118E 16 I/O W Sprite 49 0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 59 0x11D0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11E6 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x1178	0x117E	16	I/O	W	Sprite 47
0x1190 0x1196 16 I/O W Sprite 50 0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11E6 16 I/O W Sprite 62	0x1180	0x1186	16	I/O	W	Sprite 48
0x1198 0x119E 16 I/O W Sprite 51 0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x1188	0x118E	16	I/O	W	Sprite 49
0x11A0 0x11A6 16 I/O W Sprite 52 0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x1190	0x1196	16	I/O	W	Sprite 50
0x11A8 0x11AE 16 I/O W Sprite 53 0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x1198	0x119E	16	I/O	W	Sprite 51
0x11B0 0x11B6 16 I/O W Sprite 54 0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11A0	0x11A6	16	I/O	W	Sprite 52
0x11B8 0x11BE 16 I/O W Sprite 55 0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11A8	0x11AE	16	I/O	W	Sprite 53
0x11C0 0x11C6 16 I/O W Sprite 56 0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11B0	0x11B6	16	I/O	W	Sprite 54
0x11C8 0x11CE 16 I/O W Sprite 57 0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11B8	0x11BE	16	I/O	W	Sprite 55
0x11D0 0x11D6 16 I/O W Sprite 58 0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11C0	0x11C6	16	I/O	W	Sprite 56
0x11D8 0x11DE 16 I/O W Sprite 59 0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11C8	0x11CE	16	I/O	W	Sprite 57
0x11E0 0x11E6 16 I/O W Sprite 60 0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11D0	0x11D6	16	I/O	W	Sprite 58
0x11E8 0x11EE 16 I/O W Sprite 61 0x11F0 0x11F6 16 I/O W Sprite 62	0x11D8	0x11DE	16	I/O	W	Sprite 59
0x11F0 0x11F6 16 I/O W Sprite 62	0x11E0	0x11E6	16	I/O	W	Sprite 60
	0x11E8	0x11EE	16	I/O	W	Sprite 61
0x11F8	0x11F0	0x11F6	16	I/O	W	Sprite 62
	0x11F8	0x11FE	16	I/O	W	Sprite 63 – Least Priority

7. LUT Memory

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x2000	0x23FF	8	MEM	R/W	LUT0 – 256x 32bits ARGB – Offset 0 is always Transparent
0x2400	0x27FF	8	MEM	R/W	LUT1 – 256x 32bits ARGB
0x2800	0x2BFF	8	MEM	R/W	LUT2 – 256x 32bits ARGB
0x2C00	0x2FFF	8	MEM	R/W	LUT3 – 256x 32bits ARGB
0x3000	0x33FF	8	MEM	R/W	LUT4 – 256x 32bits ARGB
0x3400	0x37FF	8	MEM	R/W	LUT5 – 256x 32bits ARGB
0x3800	0x3BFF	8	MEM	R/W	LUT6 – 256x 32bits ARGB
0x3C00	0x3FFF	8	MEM	R/W	LUT7 – 256x 32bits ARGB

8. GAMMA LUT Memory Blocks

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x4000	0x40FF	8	MEM	R/W	GAMMA Correction Blue Channel
0x4100	0x41FF	8	MEM	R/W	GAMMA Correction Green Channel
0x4200	0x42FF	8	MEM	R/W	GAMMA Correction Red Channel

9. FONT Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0008x0	0x8FFF	8	MEM	R/W	FONT Character Graphics Storage

VICKY II Address Offset: 0x00B6

10. Text Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0000	0x3FFF	8/16	MEM	R/W	Text Mode Character Display Memory

11. Text Color Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x8000	0xBFFF	8/16	MEM	R/W	Text Mode Color Display Memory

12. Text Color LUT

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0xC400	0xC43F	8/16	MEM	R/W	16x 32Bits Values ARGB for Foreground Colors
0xC440	0xC47F	8/16	MEM	R/W	16x 32Bits Values ARGB for Background Colors

