

A2560 Foenix K

USER MANUAL

REVISION 0.0.1

January 16th, 2022



Revision History	By	Rev	Date
Alpha Release - Preliminary	Stefany Allaire	0.0.0	January 15 th , 2022
Adding of the Keyboard RGB LED Memory Block + Corrections	Stefany Allaire	0.0.1	January 16 th , 2022

This page is left intentionally blank

Table of Content

This p	page is left intentionally blank	2								
Table	of Content	3								
Table	of Pictures	6								
1.	Unboxing	7								
2.	irst Look8									
3.	Setup									
4.	Motherboard									
5.	System Block Diagram	11								
6.	Devices									
7.	VICKY III									
8.	Global Memory Map									
9.	Detailed Memory Map & Registers									
9. 1.										
9. 1.	1. System Control Registers	15								
9. 1.										
9. 1.	3. Real Time Clock	18								
9. 1.	4. Interrupt Controller Registers	20								
9. 1.	5. Timer Controllers Registers	22								
9. 1.	6. SD Card Controller Registers	23								
9. 1.	7. IDE Control Registers	25								
9. 1.	8. JOYSTICK Control Registers	26								
9. 1.	9. Ethernet Controller - LAN9221	28								
9. 1.	10. Mau`s ARGB Matrix Memory Block	28								
9. 1.	11. SUPER IO - LPC47M107	29								
9. 1.	12. Fixed Math Block	30								
9. 1.	13. Floating Point Math Block	31								
9. 2.	BEATRIX Address Offset: ØxFEC2:XXX	32								
9. 2.	1. BEATRIX Control Registers	32								
9. 2.	2. PSG - SN76489 - Control Registers	33								
9. 2.	3. External OPL3 Control Registers	33								
9. 2.	4. External OPN2 Control Registers	34								

9. 2. 5.	External OPM Control Registers	34
9. 2. 6.	External Left SID Control Registers	34
9. 2. 7.	External Right SID Control Registers	35
9. 2. 8.	Internal OPN2 Control Registers	36
9. 2. 9.	Internal OPM Control Registers	36
9. 2. 10.	CODEC Control Registers	36
9. 2. 11.	Internal SIDs Control Registers	37
9. 2. 12.	DAC0 Control Registers (48Khz Sampling)	38
1. 1. 1.	DAC1 Control Registers (44.1KHz Sampling)	38
9. 2. 13.	Internal YM2149 Left Control Registers	39
9. 2. 14.	Internal YM2149 Right Control Registers	
9. 2. 15.	Internal YM2149 (L = R) Control Registers	39
9.3.	VICKY III Channel A Address Offset: 0xFEC4:XXX	
9.3.1.	Control Registers	
9.3.2.	Mouse Graphic Memory	
9.3.3.	Mouse Control Registers	
9. 3. 4.	GAMMA Memory Block	
9.3.5.	FONT Memory Block	45
9. 4.	VICKY III Channel A Address Offset: 0xFEC6:XXX	45
9. 4. 1.	Text Memory Block	45
9. 4. 2.	Text Color Memory Block	
9. 4. 3.	Text Color LUT	45
9.5.	VICKY III Channel B Address Offset: 0xFEC8:XXX	46
9.5.1.	Control Registers	46
9. 5. 2.	Bitmap Control Registers	50
9. 5. 3.	Tile Map Control Registers	51
9. 5. 4.	Collision Status Registers	54
9. 5. 5.	Mouse Pointer Graphic Memory	55
9.5.6.	Mouse Control Registers	55
9. 5. 7.	Sprites Control Registers	56
9. 5. 8.	LUT Memory Block	58
9. 5. 9.	GAMMA LUT Memory Block	58
9.5.10.	FONT Memory Block	58

9. 6.	VICKY III Channel B Address Offset: @xFECA:XXX	58
9. 6. 1.	Text Memory Block	58
9. 6. 2.	Text Color Memory Block	58
9. 6. 3.	Text Color LUT	58

Table of Pictures



1. Unboxing




2. First Look




3. Setup






5. System Block Diagram



6. Devices

Interrupts

Timers



DMA

RTC

IDE

Ethernet

7. VICKY III



8. Global Memory Map


Addy Start	Addy End				
Offset		Size	Type	R/W	Description
0x0000:0000	0x003F_FFFF	8/16/32	MEM	R/W	System RAM - SRAM – 4Meg
0x0080:0000	0x00BF_FFFF	8/16/32	MEM	R/W	VIDEO RAM Buffer A - SRAM – 4Meg
0x00C0:0000	0x00FF_FFFF	8/16/32	MEM	R/W	VIDEO RAM Buffer B - SRAM – 4Meg
0x0100:0000	0x01FF_FFFF		-	-	Empty Space (will trigger an BERR if accessed)
0x0200:0000	0x04FF_FFFF	8/16/32	MEM	R/W	64Mbytes SDRAM
0x0500:0000	0xFEBF_FFFF	-	-	-	Empty Space (will trigger an BERR if accessed)
0xFEC0:0000	0xFEC1:FFFF	8/16/32	I/O	R/W	GAVIN Registers (System Controller)
0xFEC2:0000	0xFEC3:FFFF	8/16/32	I/O	R/W	BEATRIX Registers (Sound/Music/DAC)
0xFEC4:0000	0xFEC5:FFFF	8/16/32	I/O	R/W	VKY III - Chan A - (Text/Graphics Controller)
0xFEC6:0000	0xFEC6:3FFF	8	MEM	R/W	VKY III – Chan A – Text Memory Block
0xFEC6:4000	0xFEC6:7FFF	8	MEM	R/W	VKY III – Chan A – Text Color Memory Block
0xFEC8:0000	0xFEC9:FFFF	8/16/32	I/O	R/W	VKY III – Chan B – (Text/Graphics Controller)
0xFECA:0000	0xFECA:3FFF	8	MEM	R/W	VKY III – Chan B – Text Memory Block
0xFECA:4000	0xFECA:7FFF	8	MEM	R/W	VKY III – Chan B – Text Color Memory Block
0xFECA:8000	0x:FFBF:FFFF	-	-	-	Empty Space (will trigger an BERR if accessed)
0xFFC0:0000	0xFFFF:FFF	16	MEM	R	FLASH – 4Meg

9. Detailed Memory Map & Registers

9.1. GAVIN Address Offset: 0xFEC0:XXX

9.1.1. System Control Registers

	1.	<u> </u>	001111 0	<u> </u>	ror veatareta
Addy	Addy				
Start	End	Size	Туре	R/W	Description
Offset					
0x0000		32	I/O	D/W	CAVIN Control Poriotor
UXUUUU		32	1/0	R/W	GAVIN Control Register
					Read/Write Value @ Reset: 0x0001
					7 6 5 4 3 2 1 0
					Reserved ← On Board Power LED
					Reserved ← On Board SD Card LED
					Reserved ← Reserved
					On Board On/Off Buzzer ← Reserved
					on board only on bazzon
					15 14 13 12 11 10 9 8
					Manual Reset* ← Reserved
					Reserved Reserved
					Reserved ← Reserved
					Reserved ← Reserved
					Manual Reset - * Security Word
					Value @ [31:16]
0.0004					Write the Value: 0xDEAD to unlock the Manual Reset
0x0004		32	I/O	R/W	LFSR Control Register
					Read/Write Value @ Reset: 0x0000
					7 6 5 4 3 2 1 0
					Reserved ← LFSR Enable
					Reserved SEED Write Bit
					The served 1
					Reserved Reserved
					15 14 13 12 11 10 9 8
					Reserved Reserved
					Reserved ← Reserved
					Reserved ← Reserved
					Reserved Reserved
					noson rou
					LFSR SEED Value
					Value @ [31:16]
					Write a Value to setup the LFSR Seed, then set bit#1 of LFSR Control
					Register. Then, clear the bit. This will latch the value of the Seed in the
					LFSR.
8000x0		32	I/O	R	LFSR Output Value [15:0]
					Every time you read this register after the LFSR has been enabled and the
					Seed setup, you will get a new random value.
					LFSR Status Register [31:16]



				486DX2-50						
0×000C	32	I/O	w	A2560K (Mau's) Keyboard – Status LED Top Right: bit [2:0] - RGB Middle Right: [5:3] - RGB Bottom Right: [8:6] – RGB Middle Left: (Caps Lock) [11:9] – RGB The Value of the status led are simply on or off, so only 7 colors (the basic colors) can be programmed.						
0x0010	32	I/O	R	Chip Version [15:0] – In Hex Chip Number[15:0] – In Hex						
0x0014	32	I/O	R	Byte Order Lo Value @ Reset: 0x7654_3210						
0x0018	32	I/O	R	Byte Order Hi Value @ Reset: 0xFEDC_BA98						
0x001C	16	I/O	R	Reserved Value @ Reset: 0x5555_AAAA						

9.1.2. A2560K - (Mau`s) Keyboard register

3, 1, 2	1123			dd 37 Regbodi'd i egastei
•	ddy ind Size	Туре	R/W	Description
0x0040	32	I/O	R	Keyboard Input Register
				FIFO Out Keyboard Keycode[7] FIFO Out Keyboard Keycode[8] FIFO Out Keyboard Keycode[9]
				FIFO Out Keyboard Keycode[13] FIFO Out Keyboard Keycode[12] 23 22 21 20 19 18 17 16
				FIFO Used DW[7] FIFO Used DW[6] FIFO Used DW[5] FIFO Used DW[4] FIFO Used DW[2] FIFO Used DW[3]
				31 30 29 28 27 26 25 24
0x0040	32	I/O	R	Dummy Register
				Return Value : 0x0001_0000

9.1.3. Real Time Clock
(For Detailed information, please consult the BQ4802LY Datasheet)

Addy	Addy				
Start	End	Size	Туре	R/W	Description
Offset					
0x0080		8	I/O	R/W	RTC – Seconds Register
					10 Sec Digit 1 Sec Digit 7 6 5 4 3 2 1 0
					Seconds (00-59)
					T = Tens, U = Units
0x0081		8	I/O	R/W	RTC - Seconds Alarm
					10 Sec Digit 1 Sec Digit 7 6 5 4 3 2 1 0
					Seconds alarm
					T = Tens, U = Units
0x0082		8	I/O	R/W	RTC – Minutes Register
					10 Min Digit 1 Min Digit
					7 6 5 4 3 2 1 0 Minutes (00-59) 0 T T T U U U U
					T = Tens, U = Units
0x0083		8	I/O	R/W	RTC - Minutes Alarm
					10 Min Digit 1 Sec Digit 7 6 5 4 3 2 1 0
					Minutes alarm ALM1 ALM0 T T U U U U Minutes alarm T T T T U U U U
					- T = Tens, U = Units
0x0084		8	I/O	R/W	RTC - Hours Register
					10 Hour Digit 1 Hour Digit
					7 6 5 4 3 2 1 0 Hours (01-12AM) PM/AM 0 T T U U U U
					Hours (81-92PM)
0.0005				D/10/	T = Tens, U = Units
0x0085		8	I/O	R/W	RTC – Hours Alarm 10 Hour Digit 1 Hour Digit
					7 6 5 4 3 2 1 0
					Hours (01-12AM) PM/AM ALM0 T T U U U U HOURS (81-92PM) ALM1
					T = Tens, U = Units
0x0086		8	I/O	R/W	RTC – Day
					10 Day Digit 1 Day Digit 7 6 5 4 3 2 1 0
					Day (01-31) 0 0 T T U U U U
					T = Tens, U = Units
0x0087		8	I/O	R/W	RTC - Day Alarm
					10 Day Digit 1 Day Digit 7 6 5 4 3 2 1 0
					Day (01-31) ALM1 ALM0 T T U U U U
UAUUSS		8	I/O	R/W	T = Tens, U = Units
0x0088			.,0	R/W	RTC - Day of Week
					7 6 5 4 3 2 1 0
					Day of Week 0 0 0 0 0 U U U (01-07)
					- U = Units
0x0089		8	I/O	R/W	RTC - Month
					7 6 5 4 3 2 1 0
					Month (01-12) 0 0 0 T U U U U
					T = Tens, U = Units
0x008A		8	I/O	R/W	RTC - Year
					10 Year Digit 1 Year Digit 7 6 5 4 3 2 1 0
					Years (99-00)
0000			1/2	D/W	T = Tens, U = Units
0x008B		8	I/O	R/W	RTC - Rates
		<u> </u>	l		

					7	6	5	4	3	2	1	0	
				Rates	0	WD2	WD1	WD0	RES3	RES2	RES1	RES0	
				-									
0x008C	8	I/O	R/W	RTC – Ena	bles								
					7	6	5	4	3	2	1	0	
				Enables	0	0	0	0	AIE	PIE	PWRIE	ABE	
0x008D	8	I/O	R/W	RTC - Flag	js								
					7	6	5	4	3	2	1	0	
				Flags	0	0	0	0	AF	PF	PWRF	BVF	
0x008E	8	I/O	R/W	RTC - Con	trol								
					7	6	5	4	3	2	1	0	
				Control	0	0	0	0	UTI S1	ГОРп	24/12	DSE	
0x008F	8	I/O	R/W	RTC - Cen	tury								
							•	10 Year Di	git 1 \	ear Digit			
							7	6 5	4 3	2 1	0		
						ry (99-00)	T	TT	TU	UU	U		
				T = Tens, U = Ur	its								

9.1.4. Interrupt Controller Registers

	. 1. 4.		1001	Op c	COLLU OTTE		1 15	9-										
Addy Start Offset	Addy End	Size	Туре	R/W	Description													
0x0100		16	I/O	R/W	Interrupt Pendi	na l	Reai	ster	Gro	up () (VI	CKY)					
					Interrupt Source	1 5	1 1 4 3		1	1 0	_	8 7	6	5	4	3	2 1	0
					VKY III Channel A						0	0 0	0	0	0	0	0 0	
					VICKY INT1 (SOL)	0	0 0		0	0		0 0	0	0			0 0 0 1	0
					(Sprite Collision)	0	0 0	0	0	0	0	0 0	0	0	0	0	1 0	0
					(Bitmap Collision)	0	0 0	0	0	0	0	0 0	0	0	0	1	0 0	0
					(VDMA Interrupt)	0	0 0	0	0	0	0	0 0	0	0	1	0	0 0	0
					(Tile Collision)		0 0		0	0		0 0	0	1			0 0	0
					VICKY Hot-Plug	0	0 0	_	0	0		0 0	0	0	_		0 0	0
					` ′		0 0		0	0	0	1 0	0	0			0 0	0
					VICKY INTO		0 0		0	0	_	0 0	0	0	_	_	0 0	0
					VICKY INT3		0 0	+	1	0		0 0	0	0	0	0	0 0	0
					(Bitmap Collision)	-	0 0		0	0		0 0	0	0	0	0	0 0	0
					VICKY INT5		0 1	0	0	0		0 0	0	0	0	0	0 0	0
					(Tile Collision)	0	1 0		0	0		0 0	0	0	0	0	0 0	0
					VICKY Hot-Plug Value @ Reset: 0x0	_	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
0x0102		16	I/O	R/W	Interrupt Pendi		_	ster	Gro	up '	1 (G	AVIN)					
					Interrupt Source	1	1 1	1	1	1	9	8 7	6	5	4	3	2 1	0
						5	4 3 0 0	2	1 0	0		0 0	0	0			0 0	
					A2560K Keyboard	0	0 0	0	0	0	0	0 0	0	0	0	_	0 1	0
					COM1	0	0 0	0	0	0	0	0 0	0	0	0	1	0 0	0
					LPT1	_	0 0		0	0	0	0 0	0	1 0	0	0	0 0	0
							0 0		0	0		0 1	0	0			0 0	0
							0 0		0	0	0	1 0	0	0		_	0 0	_
					Timer 2 (CPU Clock)	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
					Timer 4 (SOF Clock)	0	0 0	1	0	0	0	0 0	0	0	0	0	0 0	0
					Reserved	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
					Value @ Reset: 0x		0 0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
0x0104		16	I/O	R/W	Interrupt Pendi	ing l	Regi	ster	Gro	up 2	2 (BI	EATR	IX)					
					Interrupt Source	1 5	1 1 4 3	1 2	1	1 0	9	8 7	6	5	4	3	2 1	0
					IDE SDCard Insert	0	0 0	0	0	0		0 0	0	0			0 0	0
					Reserved Ext OPM Interrupt	0	0 0	0	0	0	0	0 0	0	0	_	0	0 0	0
					Ext OPN2 Interrupt	0	0 0	0	0	0	0	0 0	0	0	1	0	0 0	0
					OPL3 Reserved	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	
					Reserved		0 0		0	0		0 0	0	0			0 0	0
					BTX INT0 (TBD) BTX INT1 (TBD)	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
					BTX INT2 (TBD) BTX INT3 (TBD)	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0
					Reserved DAC1 Playback		0 0 0 1	0	0	0		0 0	0	0	_		0 0	0
					Reserved DAC0 Playback	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	
					Value @ Reset: 0x				1	- 1				1				

0x0106	16	I/O	R/W	Reserved					
0x0108	16	I/O	R/W	Polarity Register Group 0 (Not in Use) Value @ Reset: 0x0000					
0x010A	16	I/O	R/W	Polarity Register Group 1 (Not in Use) Value @ Reset: 0x0000					
0x010C	16	I/O	R/W	Polarity Register Group 2 (Not in Use) Value @ Reset: 0x0000					
0x010E	16	I/O	R/W	Reserved					
0x0110	16	I/O	R/W	EDGE Register Group 0 (Not in Use) Value @ Reset: 0xFFFF					
0x0112	16	I/O	R/W	EDGE Register Group 1 (Not in Use) Value @ Reset: 0xFFFF					
0x0114	16	I/O	R/W	EDGE Register Group 2 (Not in Use) Value @ Reset: 0xFFFF					
0x0116	16	I/O	R/W	Reserved					
0x0118	16	I/O	R/W	MASK Register Group 0 Value @ Reset: 0xFFFF					
0x011A	16	I/O	R/W	MASK Register Group 1 Value @ Reset: 0xFFFF					
0x011C	16	I/O	R/W	MASK Register Group 2 Value @ Reset: 0xFFFF					
0x011E	16	I/O	R/W	Reserved					

Priority Level & Grouping

111011tg Level t			
IPL	Priority	Group Definition	VECTORS
111	No Interrupt		
110	Lowest Priority	BEATRIX – DAC	0x580x5F – INT Group 2B
101		BEATRIX – IDE/SD, Yamaha	0x500x57 – INT Group 2A
100		GAVIN - Timer Group	0x480x4F – INT Group 1B
011		GAVIN - SuperIO Group (KB, Mouse, Etc.)	0x400x47 – INT Group 1A
010		VKY III – Channel A – AVEC (SOF, SOL, Collision, Etc.)	0x1D – INT Group 0A
001	Highest Priority	VKY III – Channel B – AVEC (SOF, SOL, Collision, Etc.)	0x1E – INT Group 0B
000	NMI	Not Used	

9.1.5. Timer Controllers Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0200		32	I/O	R/W	Control Register 0 Value @ Reset: 0x0000_0000
					Timer 0 – Interrupt Enable Reserved Reserved Timer 0 – Master Clear Timer 0 – Master Load Timer 0 – Up/Down
					Timer 1 - Interrupt Enable Reserved Timer 1 - Interrupt Enable Timer 1 - Master Clear Timer 1 - Master Load Timer 1 - Up/Down
					23
					Reserved
0x0204		32	I/O	R/W	Control Register 1 Value @ Reset: 0x0000_0000
					Timer 3 – Interrupt Enable Reserved Timer 3 – Enable Reload Timer 3 – Enable Re-clear Timer 3 – Enable Re-clear
					15 14 13 12 11 10 9 8 Timer 4 – Interrupt Enable Reserved Timer 4 – Enable Re-clear Timer 4 – Enable Re-clear Timer 4 – Enable Re-clear
					23 22 21 20 19 18 17 16 Reserved + Reserved + Reserved + Reserved Reserved + Reserved + Reserved Reserved + Reserved
					31 30 29 28 27 26 25 24 Reserved Timer 3 - Compare is Equal (Read Only) Timer 1 - Compare is Equal (Read Only) Timer 1 - Compare is Equal (Read Only) Timer 1 - Compare is Equal (Read Only)
0x0208		32	I/O	R/W	Timer 0 Value (@ CPU Clock)
0x020C		32	I/O	R/W	Timer 0 Compare
0x0210		32	I/O	R/W	Timer 1 Value (@ CPU Clock)
0x0214		32	1/0	R/W	Timer 1 Compare
0x0218		32	1/0	R/W	Timer 2 Value (@ CPU Clock)
0x021C		32	I/O	R/W	Timer 2 Compare
0x0220	$\overline{}$	32) I/O	R/W	Timer 3 Value (@ SOF Clock Channel A)
0x0224 0x0228		32 32	I/O I/O	R/W R/W	Timer 3 Compare Timer 4 Value (@ SOF Clock Channel B)
0x0226		32	I/O	R/W	Timer 4 Compare

9.1.6. SD Card Controller Registers


	. I. U.				urtrotter negisters
Addy	Addy				
Start	End	Size	Type	R/W	Description
Offset					
0x0300		8	I/O	R/W	Version Reg 7 6 5 4 3 2 1 0 Major Revision Number [3] Major Revision Number [2] Major Revision Number [1] Major Revision Number [1] Major Revision Number [0] Minor Revision Number [2] Minor Revision Number [3]
0x0301		8	I/O	R/W	Master Control Register
					Reserved
0x0302		8	I/O	R/W	Transfer Type 7 6 5 4 3 2 1 0 Image: Transfer Type (I)
0x0303		8	I/O	R/W	Transfer Control Register
					Reserved
0x0304		8	I/O	R	Transfer Status Register
					Reserved + Reserved
0x0305		8	I/O	R/W	Transfer Error Register
					T
0x0306		8	I/O	R/W	Direct Access Data Register
					TX_Data[7:0] (W) Set TX_DATA prior to starting a DIRECT_ACCESS transaction. Note that the SPI bus has no concept of a read or write transaction. Thus every DIRECT_ACCESS transaction transmits data from the SPI master, and receives data from the SPI slave. RX_Data[7:0] (R) Read RX_DATA after completing a DIRECT_ACCESS transaction.
0x0307		8	I/O	R/W	SD Address Register [7:0]
		-			Normally set to zero, because memory accesses should occur on a 512 bytes boundary. Set the SD/MMC memory address before starting a block read or block write.

0x0308	8	I/O	R/W	SD Address Register [15:8] Normally set SD_ADDR[8] to zero, because memory accesses should occur on a 512 bytes boundary.
0x0309	8	I/O	R/W	SD Address Register [23:16]
0x030A	8	I/O	R/W	SD Address Register [31:24]
0x030B	8	I/O	R/W	SPI Clock Del Register SPI_CLK_DEL controls the frequency of the SPI_CLK after SD initialization is completed. SPI_CLK_DEL = (spiSysClk / (SPI_CLK * 2)) – 1
0x0310	8	I/O	R	Reception FIFO Data Register SD/MMC block read data. Note, FIFO size matches the SD/MMC block size of 512 bytes.
0x0312	8	I/O	R/W	Reception FIFO Data Count Register [15:8] MSB of FIFO_DATA_COUNT. Indicates the number of data entries within the FIFO.
0x0313	8	I/O	R/W	Reception FIFO Data Count Register [7:0] LSB of FIFO_DATA_COUNT. Indicates the number of data entries within the FIFO.
0x0314	8	I/O	R/W	Reception FIFO Control Register 7 6 5 4 3 2 1 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Rese
0x0320	8	I/O	R/W	Transmission FIFO Data Register SD/MMC block write data. FIFO size matches the SD/MMC block size of 512 bytes.
0x0324	8	1/0	R/W	Transmission FIFO Control Register 7 6 5 4 3 2 1 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved R

9.1.7. IDE Control Registers

(For more detail on how to use the IDE, please consult the official PATA documentation) Addy Addy Start End Size **Type** R/W **Description** Offset 0x0400 16 I/O R/W **IDE Data Register** 0x0402 I/O **IDE Error** 8 R/W No Address Mark Bad Block 4 Track 0 Not Found Uncorrectable Data • → Command Aborted Media Changed < Media Change Request ID Mark not found ← 0x0404 I/O R/W 8 **IDE Sector CNT** 0x0406 8 I/O R/W **IDE Sector SRT / LBA0** R/W 0x0408 8 I/O IDE Cylinder Low / LBA1 0x040A I/O IDE Cylinder Hi / LBA2 8 R/W 0x040C IDE Head / DEVSEL 8 I/O R/W IDE CMD (W) /STAT (R) 0x040E 8 I/O R/W **→** ERROR → Index Drive Ready (DRDY) → Corrected Data Drive write Fault (DF) → (DRQ) Data Request Ready Drive Seek Complete (DSC) For the Command list, refer to the official PATA Documentation. 8/16 0x0410 I/O R/W **CS3 Register**

JOYSTICK Control Registers 9. 1. 8. Addy Addv End Start Size **Type** R/W **Description** Offset 0x0500 I/O Atari Style DB9 Joystick Port 0 & 1 Data Input 16 R/W J1 Button 2 ◀ **→** J1 Up J1 Button 1 → J1 Down Reserved ◆ → J1 Left → J1 Right J1 Button 0 ◆ J0 Button 2 4 J0 Up J0 Button 1 4 → J0 Down → J0 Left Reserved -→ J0 Right J0 Button 0 ◀ 0x0502 16 I/O Reserved - Reads: 0x0000 0x0504 16 I/O R/W **NES/SNES Control Register & Status** Start Data Capture ► NES/SNES Port 0 Enable Data Capture Done ◀ NES/SNES Port 1 Enable Reserved + → Port 0 Type - 0: NES / 1: SNES Reserved + → Port 1 Type - 0: NES / 1: SNES Reserved • Reserved Reserved ➤ Reserved Reserved → Reserved Reserved • 0x0506 16 I/O R Reserved - Reads: 0x0000 0x0508 16 I/O NES/SNES Port 0 - Input 0 (When using Joypad Adapter) NES - A/SNES - Y NES/SNES - Right NES/SNES - B ← NES/SNES - Left NES/SNES - Select → NES/SNES - Down NES/SNES - Start 4 NES/SNES - Up SNES - R Reserved 4 → SNES - L → SNES - X Reserved · → SNES - A Reserved 4 0x050A 16 I/O NES/SNES Port 0 - Input 1 (When using Joypad Adapter) 0x050C I/O NES/SNES Port 0 - Input 2 (When using Joypad Adapter) 16 0x050E 16 I/O NES/SNES Port 0 - Input 3 (When using Joypad Adapter) 0x0510 16 I/O NES/SNES Port 1 - Input 0 (When using Joypad Adapter) NES - A/SNES - Y NES/SNES - Right NES/SNES - B ◆ → NES/SNES - Left NES/SNES - Select -→ NES/SNES - Down → NES/SNES - Up NES/SNES - Start ◀ SNFS - R Reserved 4 → SNES - L Reserved • → SNFS - X Reserved 4 0x0512 16 I/O R NES/SNES Port 1 - Input 1 (When using Joypad Adapter) 0x0514 I/O R 16 NES/SNES Port 1 - Input 2 (When using Joypad Adapter) 0x0516 16 I/O NES/SNES Port 1 - Input 3 (When using Joypad Adapter)



9.1.9. Ethernet Controller - LAN9221 (See datasheet for all details on all registers)

(See ualasi	eet for all	ne ratta	OLL GIT I	egis (ei	D/
Addy Start Offset	Addy End	Siz e	Туре	R/W	Description
0x0600	0x64F	32	I/O	R/W	FIFO Ports (See Datasheet for more details)
0x0650		32	I/O	R/W	Chip ID & Revision
0x0654		32	I/O	R/W	Main Interrupt Configuration
0x0658		32	I/O	R/W	Interrupt Status
0x065C		32	I/O	R/W	Interrupt Enable Register
0x0660		32	I/O		Reserved
0x0664		32	I/O	R	Read Only Byte Ordering
0x0668		32	I/O	R/W	FIFO Level Interrupt
0x066C		32	I/O	R/W	Rx Configuration
0x0670		32	I/O	R/W	Tx Configuration
0x0674		32	I/O	R/W	Hardware Configuration
0x0678		32	I/O	R/W	Rx Datapath Control
0x067C		32	I/O	R/W	Rx FIFO Information
0x0680		32	I/O	R/W	Tx FIFO Information
0x0684		32	I/O	R/W	Power Management Control
0x0688		32	I/O	R/W	General Purpose IO Configuration
0x068C		32	I/O	R/W	General Purpose Timer Configuration
0x0690		32	I/O	R/W	General Purpose Timer Count
0x0694		32	I/O		Reserved
0x0698		32	I/O	R/W	Word Swap Register
0x069C		32	I/O	R/W	Free Run Counter
0x06A0		32	I/O	R/W	Rx Dropped Frame Counter
0x06A4		32	I/O	R/W	MAC CSR Synchronizer Command
0x06A8		32	I/O	R/W	MAC CSR Synchronizer Data
0x06AC		32	I/O	R/W	Automatic Flow Control Config
0x06B0		32	I/O	R/W	EEPROM Command
0x06B4		32	I/O	R/W	EEPROM Data
0x06B8	0x06FC	32	I/O		Reserved for Future Use

9.1.10. Mau's ARGB Matrix Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x1000	0x11FF	32	MEM	W	6 Rows x 16 Columns – ARGB

9.1.11. SUPER IO - LPC47M107 (See LPC47M107 datasheet for all details on all registers)

(266 FLF	477107 08	icasnee	t TOP a	ITT OF	tails on all registers)
Addy	Addy				
Start	End	Size	Type	R/W	Description
Offset					
					Official (8042) PS2 Controller
0x2060		8	I/O	R/W	Keyboard/Mouse Output Buffer (W)
					Keyboard/Mouse Input Buffer (R)
					Keyboard/Mouse Data Buffer (R/W)
0x2064		8	I/O	R/W	Keyboard/Mouse Status Port (R)
					Keyboard/Mouse CMD Port (W)
					Game Port
0x2200		8	I/O	R/W	Analog Joystick Data Port (see datasheet)
					Serial COM2
0x2278		8	I/O	R/W	(RHR) Receiver Holding Register (R)
			-, -		(THR) Transmitter Holding Register (W)
0x2279		8	I/O	R/W	(IER) Interrupt Enable Register
0x227A		8	I/O	R/W	(ISR) Interrupt Status Register (R)
					(FCR) FIFO Control Register (FIFO is 16 Bytes Deep) (W)
0x227B		8	I/O	R/W	(LCR) Line Control Register
0x227C		8	I/O	R/W	(MCR) Modem Control Register
0x227D		8	I/O	R	(LSR) Line Status Register
0x227E		8	I/O	R/W	(MSR) Modem Status Register
0x227E		8	I/O	R/W	(SPR) Scratch Pad Register
UXZZIF			1/0	IV/VV	When DLAB = 1
0x2278		•	I/O	R/W	(DLL) Baud rate Divisor's Constant LSB
0x2278 0x2279		- 8 - 8	I/O		(DLM) Baud rate Divisor's Constant LSB (DLM) Baud rate Divisor's Constant MSB
UXZZIS		0	1/0	R/W	MPU-401 (MIDI)
00220			1/0	D/M	
0x2330		8	I/O	R/W	MIDI Data
0x2331		8	I/O	R	Status
0x2331		8	I/O	W	Command
					Parallel Port LPT1
0x2378	0x237F	8	I/O	R/W	See all the details in the Datasheet
					FDC Controller
0x23F0	0x23F7	8	I/O	R/W	See all the details in the Datasheet
					Serial COM1
0x23F8		8	I/O	R/W	(RHR) Receiver Holding Register (R)
					(THR) Transmitter Holding Register (W)
0x23F9		8	I/O	R/W	(IER) Interrupt Enable Register
0x23FA		8	I/O	R/W	(ISR) Interrupt Status Register (R)
					(FCR) FIFO Control Register (FIFO is 16 Bytes Deep) (W)
0x23FB		8	I/O	R/W	(LCR) Line Control Register
0x23FC		8	I/O	R/W	(MCR) Modem Control Register
0x23FD		8	I/O	R	(LSR) Line Status Register
0x23FE		8	I/O	R/W	(MSR) Modem Status Register
0x23FF		8	I/O	R/W	(SPR) Scratch Pad Register
					When DLAB = 1
0x23F8		8	I/O	R/W	(DLL) Baud rate Divisor's Constant LSB
0x23F9		8	I/O	R/W	(DLM) Baud rate Divisor's Constant MSB

9.1.12. Fixed Math Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
					UNSIGNED MULTPLICATION
0x3000		32	I/O	R/W	Operand A
0x3004		32	I/O	R/W	Operand B
0x3008		32	I/O	R/W	Results [31:0] Low
0x300C		32	I/O	R/W	Results [63:32] Hi
					SIGNED MULTPLICATION
0x3020		32	I/O	R/W	Operand A
0x3024		32	I/O	R/W	Operand B
0x3028		32	I/O	R/W	Results [31:0] Low
0x302C		32	I/O	R/W	Results [63:32] Hi
					UNSIGNED DIVISION
0x3040		32	I/O	R/W	Operand A
0x3044		32	I/O	R/W	Operand B
0x3048		32	I/O	R/W	Quotient Results [31:0]
0x304C		32	I/O	R/W	Remain Results [31:0]
					SIGNED DIVISION
0x3060		32	I/O	R/W	Operand A
0x3064		32	I/O	R/W	Operand B
0x3068		32	I/O	R/W	Quotient Results [31:0]
0x306C		32	I/O	R/W	Remain Results [31:0]

9.1.13. Floating Point Math Block

	. 1. 13		100 (1	<u> 119 1</u>	DILL LIGHT BINCK
Addy Start Offset	Addy End	Size	Туре	R/W	Description
					Control Registers
0x4000		16	I/O	R/W	
UX4000		10	1/0	R/W	Control Register 0
					7 6 5 4 3 2 1 0
					Add/Sub Input1 Mux[1] User Input0 – 0: Float – 1: Convert 20.12 to Float Add/Sub Input1 Mux[0] User Input1 – 0: Float – 1: Convert 20.12 to Float
					Add/Sub Input0 Mux[1] ← Reserved
					Add/Sub Input0 Mux[0] ADD/SUB Ctrl – 0: Subtraction - 1: Addition
					15 14 13 12 11 10 9 8
					Reserved ← → Reserved Reserved ← → Reserved
					Reserved Reserved
					Reserved Reserved
					Input 0 Mux [1] [0] Input 1 Mux [1] [0] Output Mux [1] [0] Input Mux 0 0 0 Multiply Out 0 0
					Input Mux 0
					Multiply Out 1 0 Multiply Out 1 0 Add/Sub Out 1 0
0.4000		40	1/0	D/M	Division Out 1 1 Division Out 1 1 Value '1' in Float 1 1
0x4002		16	I/O	R/W	Control Register 1
					7 0 5 4 0 0 4 0
					7 6 5 4 3 2 1 0 Reserved ←
					Reserved ← Output Mux[1]
					Reserved Reserved
					Reserved → Reserved
					15 14 13 12 11 10 9 8
					Reserved ← → SD Card - Card Detect Reserved ← → SD Card - Write Protect
					Reserved Reserved
					Reserved Reserved
					Status Registers
0x4004		16	I/O	R	Status Register 0
					7 6 5 4 3 2 1 0
					Reserved Multiply: NAN
					Reserved Multiply: Overflow
					Reserved Multiply: Underflow Reserved Multiply: Zero
					15 14 13 12 11 10 9 8 Reserved Reserved Division: NAN
					Reserved ← → Division: NAN Reserved ← → Division: Overflow
					Reserved Division: Underflow
					Division by Zero ← Division: Zero
0x4006		16	I/O	R	Status Register 1
					7 6 5 4 3 2 1 0
					Reserved ←
					Reserved ← Addition: Overflow Reserved ← Addition: Underflow
					Reserved Addition: Zero
					15 14 13 12 11 10 9 8
					Reserved Converter: NAN
					Reserved ← Converter: Overflow
					Reserved Converter: Underflow Reserved Reserved
					Nesdived 4
					User Input
0x4008		32	I/O	W	User Input 0 (IEEE Float Input or 20.12 Fixed-Point Input)
0x400C		32	I/O	W	User Input 1 (IEEE Float Input or 20.12 Fixed-Point Input)
					User Output
0x4008		32	I/O	R	User Output (IEEE Float Output)
0x400C		32	I/O	R	User Output (Fixed-Point 20.12 Output)
5A-1000		02		-	

9.2. BEATRIX Address Offset: 0xFEC2:XXXX

9.2.1. BEATRIX Control Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD
0x0000			I/O	R/W	TBD

9.2.2. PSG - SN76489 - Control Registers (For Detailed information about the part's registers, please consult the SN76489 Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0110		8	I/O	W	External PSG – Mono Output
0x0110		8	I/O	W	Internal (FPGA) PSG – LEFT Channel
0x0120		8	I/O	W	Internal (FPGA) PSG – RIGHT Channel
0x0130		8	I/O	W	Internal (FPGA) PSG – MONO Channel
					When writing here, both Channels are written to at the same time.

9.2.3. External OPL3 Control Registers

(For [Detailed im	formation	about th	ne part'	s registers, please consult the OPL3 Datasheet)
Addy	Addy				
Start	End	Size	Type	R/W	Description
Offset					
					RIGHT Channel (Registers summarized)
0x0201		8	I/O	W	TEST
0x0202		8	I/O	W	TIMER-1
0x0203		8	I/O	W	TIMER-2
0x0204		8	I/O	W	IRQ
0x0205		8	I/O	W	Set OPL3 Mode
0x0208		8	I/O	W	CSM
0x0220		8	I/O	W	AM/VID/EG/KSR/MULT
0x0240		8	I/O	W	KSL/TL
0x0260		8	I/O	W	AR/DR
0x0280		8	I/O	W	SL/RR
0x02A0		8	I/O	W	F-Number
0x02B0		8	I/O	W	KON/BLOCK/F-Number
0x02BD		8	I/O	W	DEPTH/RYTHM
0x02C0		8	I/O	W	FEEDBACK
0x02E0		8	1/0	W	WAVE/SELECT
					LEFT Channel (Registers summarized)
0x0301		8	I/O	W	TEST
0x0302		8	1/0	W	TIMER-1
0x0303		8	I/O	W	TIMER-2
0x0304		8	I/O	W	IRQ
0x0305		8	I/O	W	
0x0308		8	I/O	W	CSM
0x0320		8	I/O	W	AM/VID/EG/KSR/MULT
0x0340		8	I/O	W	KSL/TL
0x0360		8	I/O	W	AR/DR
0x0380		8	I/O	W	SL/RR
0x03A0		8	I/O	W	F-Number
0x03B0		8	I/O	W	KON/BLOCK/F-Number
0x03BD		8	I/O	W	DEPTH/RYTHM
0x03C0		8	I/O	W	FEEDBACK
0x03E0		8	I/O	W	WAVE/SELECT

9.2.4. External OPN2 Control Registers (For Detailed information about the part's registers, please consult the OPN2 Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0.0400			1/0	***	
0x0400	0x05FF	8	I/O	W	Please consult Datasheet for the Details of the registers

9.2.5. External OPM Control Registers (For Detailed information about the part's registers, please consult the OPM Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0600	0x07FF	8	I/O	W	Please consult Datasheet for the Details of the registers

9.2.6. External Left SID Control Registers (For Detailed information about the part's registers, please consult the CBM6581 Datasheet)

Addy Start Addy End Size Typ e R/W Description Offset LEFT Channel (Registers summarized) 0x0800 8 I/O R/W Voice 1 - FREQ LOW 0x0801 8 I/O R/W Voice 1 - FREQ HI 0x0802 8 I/O R/W Voice 1 - PW LO	
0x0800 8 I/O R/W Voice 1 - FREQ LOW 0x0801 8 I/O R/W Voice 1 - FREQ HI	
0x0801 8 I/O R/W Voice 1 - FREQ HI	
0v0802 8 I/O P/W Voice 1 PW I O	
OXUUUZ U I/O NIT VUICE I - FII LO	
0x0803 8 I/O R/W Voice 1 - PW HI	
0x0804 8 I/O R/W Voice 1 - Control	
0x0805 8 I/O R/W Voice 1 – Attack / Decay	
0x0806 8 I/O R/W Voice 1 – Sustain / Release	
0x0807 8 I/O R/W Voice 2 - FREQ LOW	
0x0808 8 I/O R/W Voice 2 - FREQ HI	
0x0809 8 1/O R/W Voice 2 - PW LO	
0x080A	
0x080B 8 I/O R/W Voice 2 - Control	
0x080C 8 I/O R/W Voice 2 – Attack / Decay	
0x080D 8 I/O R/W Voice 2 - Sustain / Release	
0x080E 8 I/O R/W Voice 3 - FREQ LOW	
0x080F 8 I/O R/W Voice 3 - FREQ HI	
0x0810 8 I/O R/W Voice 3 - PW LO	
0x0811 8 I/O R/W Voice 3 - PW HI	
0x0812 8 I/O R/W Voice 3 - Control	
0x0813 8 I/O R/W Voice 3 – Attack / Decay	
0x0814 8 I/O R/W Voice 3 – Sustain / Release	
0x0815 8 I/O R/W Filter - FC LOW	
0x0816 8 I/O R/W Filter – FC HI	
0x0817	
0x0818	
0x0819 8 I/O R/W POT X (not Supported)	
0x081A 8 I/O R/W POT Y (not Supported)	
0x081B 8 I/O R/W OSC3 / RANDOM	

0x081C	8	I/O	R/W	ENV3
0x081D	8	I/O	R/W	Reserved
0x081E	8	I/O	R/W	Reserved
0x081F	8	I/O	R/W	Reserved

9.2.7. External Right SID Control Registers (For Detailed information about the part's registers please consult the CAMPSAL Datasheet)

Addy	Addy	inacion a	about tr	ie par t	s registers, please consult the CBM6581 Datasheet)
Start	End	Size	Тур	R/W	Description
Offset	Ellu	3126	e e	N/W	Description
Oliset			-		LEFT Channel (Registers summarized)
0x0900		8	I/O	R/W	Voice 1 - FREQ LOW
0x0900 0x0901		8	1/0	R/W	Voice 1 - FREQ HI
			-	-	1
0x0902		8	1/0	R/W	Voice 1 - PW LO
0x0903		8	1/0	R/W	Voice 1 - PW HI
0x0904		8	1/0	R/W	Voice 1 - Control
0x0905		8	I/O	R/W	Voice 1 - Attack / Decay
0x0906		8	1/0	R/W	Voice 1 - Sustain / Release
0x0907		8	1/0	R/W	Voice 2 - FREQ LOW
0x0908		8	I/O	R/W	Voice 2 - FREQ HI
0x0909		8	I/O	R/W	Voice 2 - PW LO
0x090A		8	I/O	R/W	Voice 2 - PW HI
0x090B		8	I/O	R/W	Voice 2 - Control
0x090C		8	I/O	R/W	Voice 2 - Attack / Decay
0x090D		8	I/O	R/W	Voice 2 - Sustain / Release
0x090E		8	I/O	R/W	Voice 3 - FREQ LOW
0x090F		8	I/O	R/W	Voice 3 - FREQ HI
0x0910		8	I/O	R/W	Voice 3 - PW LO
0x0911		8	I/O	R/W	Voice 3 - PW HI
0x0912		8	I/O	R/W	Voice 3 - Control
0x0913		8	I/O	R/W	Voice 3 – Attack / Decay
0x0914		8	1/0	R/W	Voice 3 - Sustain / Release
0x0915		8	1/0	R/W	Filter - FC LOW
0x0916		8	I/O	R/W	Filter - FC HI
0x0917		8	I/O	R/W	Filter - RES / FILT
0x0918		8	I/O	R/W	Filter - Mode / VOL
0x0919		8	1/0	R/W	POT X (not Supported)
0x091A		8	I/O	R/W	POT Y (not Supported)
0x091B		8	I/O	R/W	OSC3 / RANDOM
0x091C		8	I/O	R/W	ENV3
0x091 D		8	I/O	R/W	Reserved
0x091E		8	I/O	R/W	Reserved
0x091F		8	I/O	R/W	Reserved

9.2.8. Internal OPN2 Control Registers (For Detailed information about the part's registers, please consult the OPN2 Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0A00	0x0BFF	8	I/O	W	Please consult Datasheet for the Details of the registers

9.2.9. Internal OPM Control Registers (For Detailed information about the part's registers, please consult the OPM Datasheet)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0C00	0x0DFF	8	I/O	W	Please consult Datasheet for the Details of the registers

9. 2. 10. CODEC Control Registers (For Detailed information about the part's registers, please consult the WM8776SEFT/V Data

(TOI Decarred I	TII OI Hat I OI	i about ti	ie pai t	s registers, please consult the WM8776SEF1/V Datasheet)
Addy Addy Start End Offset	Size	Туре	R/W	Description
0x0E00	16	I/O	W	DATA Register (Data is serialized to the CODEC after the Write Transaction is completed) Consult the datasheet on how to form the data stream to be able to control the chip.
0x0E00	16	1/0	R	Reserved

9.2.11. Internal SIDs Control Registers (For Detailed information about the part's registers, please consult the CBM6581 Datasheet)

Start End Size Typ R/W Description	
Offset	
Dx1000	
0x1000 8 I/O R/W Voice 1 - FREQ LOW 0x1001 8 I/O R/W Voice 1 - FREQ HI 0x1002 8 I/O R/W Voice 1 - PW LO 0x1003 8 I/O R/W Voice 1 - PW HI 0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 2 - FREQ LOW 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW LO 0x100B 8 I/O R/W Voice 2 - DW HI 0x100C 8 I/O R/W Voice 2 - Sustain / Release 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/	
0x1000 8 I/O R/W Voice 1 - FREQ LOW 0x1001 8 I/O R/W Voice 1 - FREQ HI 0x1002 8 I/O R/W Voice 1 - PW LO 0x1003 8 I/O R/W Voice 1 - PW HI 0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 2 - FREQ LOW 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW LO 0x100B 8 I/O R/W Voice 2 - DW HI 0x100C 8 I/O R/W Voice 2 - Sustain / Release 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/	
0x1001 8 I/O R/W Voice 1 - FREQ HI 0x1002 8 I/O R/W Voice 1 - PW LO 0x1003 8 I/O R/W Voice 1 - PW HI 0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 2 - FREQ LOW 0x1007 8 I/O R/W Voice 2 - FREQ HI 0x1008 8 I/O R/W Voice 2 - PW LO 0x1009 8 I/O R/W Voice 2 - PW HI 0x100A 8 I/O R/W Voice 2 - Control 0x100B 8 I/O R/W Voice 2 - Attack / Decay 0x100C 8 I/O R/W Voice 2 - Sustain / Release 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ LOW 0x1011 8 I/O	
0x1002 8 I/O R/W Voice 1 - PW LO 0x1003 8 I/O R/W Voice 1 - PW HI 0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 1 - Sustain / Release 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Sustain / Release 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O	
0x1003 8 I/O R/W Voice 1 - PW HI 0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 2 - FREQ LOW 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O	
0x1004 8 I/O R/W Voice 1 - Control 0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 1 - Sustain / Release 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100E 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1015 8 I/O <td></td>	
0x1005 8 I/O R/W Voice 1 - Attack / Decay 0x1006 8 I/O R/W Voice 1 - Sustain / Release 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8	
0x1006 8 I/O R/W Voice 1 - Sustain / Release 0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100E 8 I/O R/W Voice 3 - FREQ HI 0x100F 8 I/O R/W Voice 3 - PW LO 0x1010 8 I/O R/W Voice 3 - PW HI 0x1011 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1015 8 I/O R/W Filter - FC LOW	
0x1007 8 I/O R/W Voice 2 - FREQ LOW 0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100E 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1008 8 I/O R/W Voice 2 - FREQ HI 0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 3 - FREQ LOW 0x100E 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1009 8 I/O R/W Voice 2 - PW LO 0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x100A 8 I/O R/W Voice 2 - PW HI 0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Sustain / Release 0x1014 8 I/O R/W Filter - FC LOW	
0x100B 8 I/O R/W Voice 2 - Control 0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Filter - FC LOW	
0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Filter - FC LOW	
0x100C 8 I/O R/W Voice 2 - Attack / Decay 0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Filter - FC LOW	
0x100D 8 I/O R/W Voice 2 - Sustain / Release 0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Filter - FC LOW	l.
0x100E 8 I/O R/W Voice 3 - FREQ LOW 0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Filter - FC LOW	
0x100F 8 I/O R/W Voice 3 - FREQ HI 0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1010 8 I/O R/W Voice 3 - PW LO 0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1011 8 I/O R/W Voice 3 - PW HI 0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1012 8 I/O R/W Voice 3 - Control 0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1013 8 I/O R/W Voice 3 - Attack / Decay 0x1014 8 I/O R/W Voice 3 - Attack / Decay 0x1015 8 I/O R/W Filter - FC LOW	
0x1014 8 I/O R/W Voice 3 - Sustain / Release 0x1015 8 I/O R/W Filter - FC LOW	
0x1015 8 I/O R/W Filter - FC LOW	
0x1016 8 I/O R/W Filter – FC HI	
0x1017 8 I/O R/W Filter – RES / FILT	
0x1018 8 I/O R/W Filter - Mode / VOL	
0x1019 8 I/O R/W POT X (not Supported)	
0x101A 8 I/O R/W POT Y (not Supported)	
0x101B 8 I/O R/W OSC3 / RANDOM	ļ
0x101C 8 I/O R/W ENV3	
0x101D 8 I/O R/W Reserved	
0x101E 8 I/O R/W Reserved	
0x101F 8 I/O R/W Reserved	
RIGHT Channel (Registers summarized)	
0x1200 8 I/O R/W Voice 1 - FREQ LOW	
0x1201 8 I/O R/W Voice 1 - FREQ HI	
0x1202 8 I/O R/W Voice 1 - PW LO	
0x1203	
0x1204 8 I/O R/W Voice 1 - Control	
0x1205 8 I/O R/W Voice 1 - Control	
0x1208 8 I/O R/W Voice 2 - FREQ HI	
0x1209 8 I/O R/W Voice 2 - PW LO	
0x120A	
0x120B 8 I/O R/W Voice 2 - Control	
0x120C 8 I/O R/W Voice 2 – Attack / Decay	
0x120D 8 I/O R/W Voice 2 – Sustain / Release	
0x120E 8 I/O R/W Voice 3 - FREQ LOW	ļ

0x120F		8	I/O	R/W	Voice 3 - FREQ HI
0x1210		8	I/O	R/W	Voice 3 – PW LO
0x1211		8	I/O	R/W	Voice 3 – PW HI
0x1212		8	I/O	R/W	Voice 3 - Control
0x1213		8	I/O	R/W	Voice 3 – Attack / Decay
0x1214		8	I/O	R/W	Voice 3 - Sustain / Release
0x1215		8	I/O	R/W	Filter - FC LOW
0x1216		8	I/O	R/W	Filter – FC HI
0x1217		8	I/O	R/W	Filter - RES / FILT
0x1218		8	I/O	R/W	Filter - Mode / VOL
0x1219		8	I/O	R/W	POT X (not Supported)
0x121A		8	I/O	R/W	POT Y (not Supported)
0x121B		8	I/O	R/W	OSC3 / RANDOM
0x121C		8	I/O	R/W	ENV3
0x121D		8	I/O	R/W	Reserved
0x121E		8	I/O	R/W	Reserved
0x121F		8	I/O	R/W	Reserved
					MONO Output R = L (Registers summarized)
0x1400	0x141F	8	I/O	R/W	When writing here, both Channels are written to at the same time.

9.2.12. DAC@ Control Registers (48Khz Sampling)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x2000		8	I/O	R/W	TBD
0x2001		8	I/O	R/W	TBD
0x2002		8	I/O	R/W	TBD
0x2003		8	I/O	R/W	TBD
0x2004		8	I/O	R/W	TBD
0x2005		8	I/O	R/W	TBD
0x2006		8	I/O	R/W	TBD
0x2007		8	I/O	R/W	TBD

1.1.1. DAC1 Control Registers (44.1KHz Sampling)

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x2100		8	I/O	R/W	TBD
0x2101		8	I/O	R/W	TBD
0x2102		8	I/O	R/W	TBD
0x2103		8	I/O	R/W	TBD
0x2104		8	I/O	R/W	TBD
0x2105		8	I/O	R/W	TBD
0x2106		8	I/O	R/W	TBD
0x2107		8	I/O	R/W	TBD

9.2.13. Internal YM2149 Left Control Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x3000		8	I/O	R/W	TBD
0x3001		8	I/O	R/W	TBD
0x3002		8	I/O	R/W	TBD
0x3003		8	I/O	R/W	TBD
0x3004		8	I/O	R/W	TBD
0x3005		8	I/O	R/W	TBD
0x3006		8	I/O	R/W	TBD
0x3007		8	I/O	R/W	TBD

9.2.14. Internal YM2149 Right Control Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x3200		8	I/O	R/W	TBD
0x3201		8	I/O	R/W	TBD
0x3202		8	I/O	R/W	TBD
0x3203		8	I/O	R/W	TBD
0x3204		8	I/O	R/W	TBD
0x3205		8	I/O	R/W	TBD
0x3206		8	I/O	R/W	TBD
0x3207		8	I/O	R/W	TBD


9.2.15. Internal YM2149 (L = R) Control Registers


When writing here, both Channels are written to at the same time. Addy Addy Type R/W **Description** Start End Size Offset 0x3400 8 I/O R/W TBD 0x3401 1/0 8 R/W **TBD** 0x3402 8 I/O R/W TBD 0x3403 I/O R/W 8 **TBD** 0x3404 8 I/O R/W **TBD** 0x3405 I/O R/W TBD 0x3406 I/O R/W TBD 8 0x3407 I/O R/W TBD


9.3. VICKY III Channel A Address Offset: @xFEC4:XXXX

9.3.1. Control Registers

	D. I.	0011	0.01	1100	13 (8) 3
Addy	Addy				
=			_		
Start	End	Size	Type	R/W	Description
Offset					
0x0000		32	I/O	R/W	
					7 6 5 4 3 2 1 0
					Reserved ← Text Mode Enable
					Reserved ← → Reserved
					Reserved Reserved
					Reserved ← Reserved
					15 14 13 12 11 10 9 8
					(R) Active Clk − 0: 40,000Mhz − 1: 65Mhz ← Video Mode[0]
					(R) Hi-Res DipSwitch Value ← Reserved
					(R) Gamma DipSwitch Value ← → Doubling Pixel Mode
					Reserved ← Reserved
					23 22 21 20 19 18 17 16
					Reserved ← GAMMA Choice Input – 0: DIPSW – 1: Bit[17]
					Reserved GAMMA 0: Off – 1: On
					Reserved Turn Sync Off (Display Sleep) Reserved Reserved
					Neserveu Treserveu
					31 30 29 28 27 26 25 24
					Reserved Reserved
					Reserved Reserved Reserved
					Reserved Reserved
					Video Mode [1] [0]
					800x600 @ 60FPS 0 0
					1024x768 @ 60FPS 0 1
					Reserved 1 0
					Reserved 1 1
0x0004		32	I/O	R/W	Border Control Register
0x0004		32	I/O	R/W	Border Control Register
0x0004		32	I/O	R/W	Border Control Register 7 6 5 4 3 2 1 0
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved ← Border Enable
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable Border X Scroll[2] ← Reserved
0×0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable Border X Scroll[2] ← Reserved Border X Scroll[1] ← Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable Border X Scroll[2] ← Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Border Enable Border X Scroll[2] ←
0x0004		32	I/O	R/W	Reserved
0x0004		32	I/O	R/W	Reserved
0x0004		32	1/0	R/W	To be a continuous process of the continuo
0x0004		32	1/0	R/W	To be described To be desc
0x0004		32	1/0	R/W	To be described To be described Reserved Reserv
0x0004		32	1/0	R/W	To be described To be desc
0x0004		32	1/0	R/W	To be described To be described Reserved Reserv
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved







9.3.2. Mouse Graphic Memory

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0400	0x0BFF	32	MEM	W	16x16 – ARGB - Full color Mouse Pointer Memory Pointer

9.3.3. Mouse Control Registers

	, , , ,				or negrotero
Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0C00			I/O	R32	Mouse Pointer Control Register
				W16	7 6 5 4 3 2 1 0
					December 4
					Reserved Mouse Pointer Enable Reserved Mouse Pointer Choice
					Reserved Reserved
					Reserved Reserved
					15 14 13 12 11 10 9 8
					Reserved
					Reserved Reserved
					Reserved Reserved
					Reserved ← Reserved
					[31:16] = 0x0000
0x0C02			I/O	W16	Reserved
0x0C04			I/O	R32	Mouse Ptr Y Position [15:0], Mouse Ptr X Position [15:0]
0x0C06			I/O	W16	Reserved
0x0C08			I/O	R32	PS2 Mouse Byte 0[31:16], 0x0000
0x0C0A			I/O	W16	PS2 Mouse Byte 0
0x0C0C			I/O	R32	PS2 Mouse Byte 2[31:16], PS2 Mouse Byte 1[15:0]
0x0C0C			I/O	W16	PS2 Mouse Byte 1
0x0C0E			I/O	W16	PS2 Mouse Byte 2

9.3.4. GAMMA Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x4000	0x40FF	8	MEM	R/W	GAMMA Correction Blue Channel
0x4100	0x41FF	8	MEM	R/W	GAMMA Correction Green Channel
0x4200	0x42FF	8	MEM	R/W	GAMMA Correction Red Channel

9.3.5. FONT Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x8000	0x8FFF	8	MEM	R/W	FONT Character Graphics Storage

9.4. VICKY III Channel A Address Offset: @xFEC6:XXXX

9.4.1. Text Memory Block

:	Addy Start Offset	Addy End	Size	Туре	R/W	Description
0	x0000	0x3FFF	8	MEM	R/W	Text Mode Character Display Memory

9.4.2. Text Color Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x8000	0xBFFF	8	MEM	R/W	Text Mode Color Display Memory


9.4.3. Text Color LUT


Addy Start Offset	Addy End	Size	Туре	R/W	Description
0xC400	0xC43F	32	MEM	R/W	16x 32Bits Values ARGB for Foreground Colors
0xC440	0xC47F	32	MEM	R/W	16x 32Bits Values ARGB for Background Colors

9.5. VICKY III Channel B Address Offset: @xFEC8:XXXX

9.5.1. Control Registers

	, I.				13 (6) 3
Addy	Addy				
=		0:		D 044	Book distant
Start	End	Size	Type	R/W	Description
Offset					
				- TO 10 A F	
0x0000		32	I/O	R/W	
					7 6 5 4 3 2 1 0
					Disable Video Display Engine ←──
					Reserved ← Text Mode Overlay Enable
					Sprite Engine Enable ← Graphic Mode Enable
					Tile Engine Enable ← Bitmap Engine Enable
					15 14 13 12 11 10 9 8
					(R) Active Clk − 0: 25.175Mhz − 1: 40Mhz ← Video Mode[0]
					(R) Hi-Res DipSwitch Value ← Video Mode[1] (R) Gamma DipSwitch Value ← Doubling Pixel Mode
					Reserved Reserved
					1000.00
					23 22 21 20 19 18 17 16
					Reserved GAMMA Choice Input – 0: DIPSW – 1: Bit[17]
					Reserved GAMMA 0: Off - 1: On
					Reserved ← → Turn Sync Off (Display Sleep)
					Reserved ← Reserved
					31 30 29 28 27 26 25 24
					Reserved Reserved
					Reserved Reserved
					Reserved Reserved Reserved
					Reserved Reserved
					Video Mode [1] [0]
					640x480 @ 60FPS 0 0
					800x600 @ 60FPS 0 1
					Reserved 1 0
					640x400 @ 70FPS
0x0004		32	I/O	R/W	Border Control Register
0x0004		32	I/O	R/W	Border Control Register
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0
0x0004		32	I/O	R/W	
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable Border X Scroll[2] ← Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border X Scroll[2] ← Reserved Border X Scroll[1] ← Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Reserved → Border Enable Border X Scroll[2] ← Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Reserved
0x0004		32	I/O	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Reserved
0x0004		32	1/0	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Border X Scroll[0] Reserved Reserved Border X Size[0] Border X Size[0]
0x0004		32	1/0	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Border X Scroll[0] To a scroll To a scroll
0x0004		32	1/0	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Border X Scroll[0] Reserved Reserved Border X Size[0] Border X Size[0]
0x0004		32	1/0	R/W	T
0x0004		32	1/0	R/W	T
0x0004		32	1/0	R/W	T
0x0004		32	1/0	R/W	7 6 5 4 3 2 1 0 Border Enable Reserved Border X Size[0] Reserved Border X Size[5] Border X Size[2] Border X Size[2]
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved
0x0004		32	1/0	R/W	Reserved





0x0024	16	I/O	R/W	Reserved
0x0026	16	I/O	R/W	Reserved
0x0028	16	I/O	R/W	Reserved
0x002A	16	I/O	R/W	Reserved
0x002C	16	I/O	R/W	Reserved
0x002E	16	I/O	R/W	Reserved



9.5.2. Bitmap Control Registers

	or negratera
Addy Addy Start End Size Type R/W Offset	Description
0x0100 32 I/O R/W	Bitmap Layer0 Control Register (Foreground Layer)
92 1/6 NW	7 6 5 4 3 2 1 0
	Reserved Bitmap Layer Enable
	Bitmap Layer Collision On ← Bitmap Layer LUT[0]
	Reserved ← Bitmap Layer LUT[1]
	Reserved ← Bitmap Layer LUT[2]
	15 14 13 12 11 10 9 8
	Reserved Reserved
	Reserved Reserved
	Reserved ← Reserved
	Reserved ← Reserved
	23 22 21 20 19 18 17 16
	Reserved ← Reserved
	Reserved Reserved
	Reserved Reserved
	Reserved Reserved
	31 30 29 28 27 26 25 24
	Reserved Reserved
	Reserved Reserved Reserved
	Reserved Reserved Reserved
0.0404	1,000,100
0x0104 32 I/O R/W	Bitmap Layer0 VRAM Address Pointer
	Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF
	Always position the bitmap within a 32bits Boundary address.
0x0108 32 I/O R/W	Bitmap Layer1 Control Register (Background Layer)
	7 6 5 4 3 2 1 0
	Reserved Bitmap Layer Enable
	Bitmap Layer Collision On ← Bitmap Layer LUT[0]
	Reserved ← Bitmap Layer LUT[1]
	Reserved ← Bitmap Layer LUT[2]
	15 14 13 12 11 10 9 8
	Reserved Reserved
	Reserved Reserved
	Reserved ← → Reserved Reserved ← → Reserved
	reserved Treserved
	23 22 21 20 19 18 17 16
	Reserved Reserved
	Reserved Reserved
	Reserved ← Reserved
	Reserved ← Reserved
	31 30 29 28 27 26 25 24
	Reserved Reserved
	Reserved ← Reserved
	Reserved +
	Reserved ← Reserved
0x000C 32 I/O R/W	Bitmap Layer1 VRAM Address Pointer
0x000C 32 I/O R/W	Offset within the VRAM memory from VICKY's perspective
0x000C 32 I/O R/W	Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF
	Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF Always position the bitmap within a 32bits Boundary address.
0x000C 32 I/O R/W 0x0010 32 I/O R/W 0x0014 32 I/O R/W	Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$00:0000 and ends @ \$1FFFFF

9.5.3. Tile Map Control Registers

Addy Start Offset Ox0200 16 I/O W Tile Map Layer Control Register (Foreground Layer) Reserved Tile Map Layer Collision On Reserved Rese
Reserved Res
0x0204 32 I/O W Tile Map Layer0 VRAM Address Pointer
Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address.
0x0208 I/O W Tile Map Layer0 X Map Size 7 6 5 4 3 2 1 0 Map X Size[7] Map X Size[8] Map X Size[1] Map X Size[1] Map X Size[4] Map X Size[8] Map X Size[8] Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Ox020A 16 I/O Tile Map Layer0 Y Map Size 7 6 5 4 3 2 1 0 Map Y Size[7] Map Y Size[6] Map Y Size[1] Map Y Size[1] Map Y Size[8] Map Y Size[8] Map Y Size[8] Reserved Reserved Reserved Reserved Reserved
0x020C 16 I/O W Tile Map Layer0 X Position 7 6 5 4 3 2 1 0 Map X Pos[3] Map X Pos[3] Map X Pos[1] Map X Scroll Pos[2] Map X Pos[1] Map X Scroll Pos[3]
Map X Pos[0] ← → Map X Scroll Pos[3] 15

		,		
				7 6 5 4 3 2 1 0 Map Y Pos[3] ← → Map Y Scroll Pos[0]
				Map Y Pos[3] ← → Map Y Scroll Pos[0] Map Y Pos[2] ← → Map Y Scroll Pos[1]
				Map Y Pos[1] ← → Map Y Scroll Pos[2]
				Map Y Pos[0] ← Map Y Scroll Pos[3]
				15 14 13 12 11 10 9 8
				Direction 0: Pos – 1: Neg ← ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
				Map Y Pos[9] Map Y Pos[6]
				Map Y Pos[8] ← → Map Y Pos[7]
0x0210	16	I/O	W	Tile Map Layer1 Control Register (Mid-Layer0)
0x0214	32	I/O	W	Tile Map Layer1 VRAM Address Pointer
				Offset within the VRAM memory from VICKY's perspective
				VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address.
0x0218	16	I/O	W	Tile Map Layer1 X Map Size
0x021A	16	I/O	W	Tile Map Layer1 Y Map Size
0x021C	16	I/O	W	Tile Map Layer1 X Position
0x021E	16	I/O	W	Tile Map Layer1 Y Position
0x0220	16	I/O	W	Tile Map Layer2 Control Register (Mid-Layer1)
0x0224	32	I/O	W	Tile Map Layer2 VRAM Address Pointer
				Offset within the VRAM memory from VICKY's perspective
				VRAM Address begins @ \$000000 and ends @ \$1FFFFF
0.0000	40	1/0	207	Always position the Map within a 16bits Boundary address.
0x0228	16	I/O	W	Tile Map Layer2 X Map Size
0x022A	16	I/O	W	Tile Map Layer2 Y Map Size
0x022C	16	I/O	W	Tile Map Layer2 X Position
0x022E	16	I/O	W	Tile Map Layer2 Y Position
0×0230	16	1/0	W	Tile Man Layer3 Control Pogister (Rackground Layer)
0x0230	16	1/0	W	Tile Map Layer3 Control Register (Background Layer)
0x0230 0x0234	16 32	I/O	w	Tile Map Layer3 VRAM Address Pointer
				Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF
0x0234	32	I/O	W	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address.
0x0234 0x0238	32 16	I/O	w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size
0x0234 0x0238 0x023A	16 16	I/O I/O	W W	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size
0x0234 0x0238 0x023A 0x023C	16 16 16	I/O I/O I/O	W W W	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position
0x0234 0x0238 0x023A	16 16	I/O I/O	W W	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position
0x0234 0x0238 0x023A 0x023C	16 16 16	I/O I/O I/O	W W W	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[0]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 7 6 5 4 3 2 1 0 Tile Graphics Addy[7] Tile Graphics Addy[0] Tile Graphics Addy[6] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[0]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[4] Tile Graphics Addy[7] Tile Graphics Addy[7] Tile Graphics Addy[8]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[7] Tile Graphics Addy[8] Tile Graphics Addy[4] Tile Graphics Addy[7] Tile Graphics Addy[8]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[7] Tile Graphics Addy[7] Tile Graphics Addy[8] Tile Graphics Addy[13] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 X Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[7] Tile Graphics Addy[7] Tile Graphics Addy[8] Tile Graphics Addy[13] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7] Tile Graphics Addy[6] Tile Graphics Addy[6] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Map Size Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Graphics Addy[6] Tile Graphics Addy[7] Tile Graphics Addy[8] Tile Graphics Addy[8] Tile Graphics Addy[1] Tile Graphics Addy[1]
0x0234 0x0238 0x023A 0x023C 0x023E	16 16 16 16	1/O 1/O 1/O 1/O	w w w	Tile Map Layer3 VRAM Address Pointer Offset within the VRAM memory from VICKY's perspective VRAM Address begins @ \$000000 and ends @ \$1FFFF Always position the Map within a 16bits Boundary address. Tile Map Layer3 X Map Size Tile Map Layer3 Y Position Tile Map Layer3 Y Position Tile Graphics Set Addy Pointer 0 Tile Graphics Addy[7]

0x0288	32	I/O	W	Tile Graphics Set Addy Pointer 2
0x028C	32	I/O	W	Tile Graphics Set Addy Pointer 3
0x0290	32	I/O	W	Tile Graphics Set Addy Pointer 4
0x0294	32	I/O	W	Tile Graphics Set Addy Pointer 5
0x0298	32	I/O	W	Tile Graphics Set Addy Pointer 6
0x029C	32	I/O	W	Tile Graphics Set Addy Pointer 7



9.5.4. Collision Status Registers

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0300	0x03FF	16	I/O	W	To Be documented



9.5.5. Mouse Pointer Graphic Memory

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0400	0x0BFF	32	MEM	W	16x16 – ARGB - Full color Mouse Pointer Memory Pointer

9.5.6. Mouse Control Registers

	5, 0,				or negrotero
Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0C00			I/O	R32	Mouse Pointer Control Register
				W16	7 6 5 4 3 2 1 0
					December 4
					Reserved Mouse Pointer Enable Reserved Mouse Pointer Choice
					Reserved Reserved
					Reserved Reserved
					15 14 13 12 11 10 9 8
					Reserved
					Reserved Reserved
					Reserved Reserved
					Reserved ← Reserved
					[31:16] = 0x0000
0x0C02			I/O	W16	Reserved
0x0C04			I/O	R32	Mouse Ptr Y Position [15:0], Mouse Ptr X Position [15:0]
0x0C06			I/O	W16	Reserved
0x0C08			I/O	R32	PS2 Mouse Byte 0[31:16], 0x0000
0x0C0A			I/O	W16	PS2 Mouse Byte 0
0x0C0C			I/O	R32	PS2 Mouse Byte 2[31:16], PS2 Mouse Byte 1[15:0]
0x0C0C			I/O	W16	PS2 Mouse Byte 1
0x0C0E			I/O	W16	PS2 Mouse Byte 2

9.5.7. Sprites Control Registers

9, 1	<u> </u>	Ohi.	T (62	001	inoi megisters
Addy	Addy				
Start	End	Siz	Туре	R/W	Description
Offset		е			
0x1000		16	I/O	w	Sprite 0 Control Register + Pointer Addy Low – Top Priority
					7 6 5 4 3 2 1 0
					Sprite Collision Enable Sprite Enable Sprite Enable
					Sprite Layer Depth[2] Sprite Layer Depth[1] Sprite Layer LuT[0] Sprite Layer LuT[1]
					Sprite Layer Depth[0] ← Sprite Layer LUT[2]
					15 14 13 12 11 10 9 8
					Sprite Graphics Ptr Addy[7] ← → Sprite Graphics Ptr Addy[0] Sprite Graphics Ptr Addy[6] ← → Sprite Graphics Ptr Addy[1]
					Sprite Graphics Ptr Addy[5] Sprite Graphics Ptr Addy[4] Sprite Graphics Ptr Addy[3]
0.4000		40	1/0	107	cpine copined a company
0x1002		16	I/O	W	Sprite 0 Graphics Pointer Addy (Hi Part)
					Sprite Graphics Ptr Addy[15] ← Sprite Graphics Ptr Addy[8]
					Sprite Graphics Ptr Addy[9] Sprite Graphics Ptr Addy[9]
					Sprite Graphics Ptr Addy[13] Sprite Graphics Ptr Addy[12] Sprite Graphics Ptr Addy[12]
					15 14 13 12 11 10 9 8
					Reserved Sprite Graphics Ptr Addy[16]
					Reserved Sprite Graphics Ptr Addy[17] Sprite Graphics Ptr Addy[21] Sprite Graphics Ptr Addy[18]
					Sprite Graphics Ptr Addy[20] ← Sprite Graphics Ptr Addy[19]
		<u> </u>			Always position the Pointer within a 16bits Boundary address.
0x1004		16	I/O	W	Sprite 0 X Position
					Note: The position 0,0 of a sprite is -32, -32 offscreen
0x1006		16	I/O	W	Sprite 0 Y Position
					Note: The position 0,0 of a sprite is -32, -32 offscreen
0x1008	0x100E	16	I/O	W	Sprite 1
0x1010	0x1016	16	I/O	W	Sprite 2
0x1018	0x101E	16	I/O	w	Sprite 3
0x1020	0x1026	16	I/O	W	Sprite 4
0x1028	0x102E	16	I/O	W	Sprite 5
0x1030	0x1036	16	I/O	W	Sprite 6
0x1038	0x103E	16	I/O	w	Sprite 7
0x1038	0x103E	16	1/0	W	Sprite 8
		16			
0x1048	0x104E	_	1/0	W	Sprite 9
0x1050	0x1056	16	I/O	W	Sprite 10
0x1058	0x105E	16	I/O	W	Sprite 11
0x1060	0x1066	16	I/O	W	Sprite 12
0x1068	0x106E	16	1/0	W	Sprite 13
0x1070	0x1076	16	I/O	W	Sprite 14
0x1078	0x107E	16	I/O	W	Sprite 15
0x1080	0x1086	16	I/O	W	Sprite 16
0x1088	0x108E	16	I/O	W	Sprite 17
0x1090	0x1096	16	I/O	W	Sprite 18
0x1098	0x109E	16	I/O	W	Sprite 19
0x10A0	0x10A6	16	I/O	W	Sprite 20
0x10A8	0x10AE	16	I/O	W	Sprite 21
0x10B0	0x10B6	16	I/O	w	Sprite 22
0x10B8	0x10B6	16	I/O	W	Sprite 23
0x10B0	0x10BE	16	I/O	W	Sprite 24
					•
0x10C8	0x10CE	16	I/O	W	Sprite 25
0x10D0	0x10D6	16	I/O	W	Sprite 26
0x10D8	0x10DE	16	I/O	W	Sprite 27
0x10E0	0x10E6	16	I/O	W	Sprite 28
0x10E8	0x10EE	16	I/O	W	Sprite 29
0x10F0	0x10F6	16	I/O	W	Sprite 30
	-				

0x10F8	0x10FE	16	I/O	W	Sprite 31
0x1100	0x1106	16	I/O	W	Sprite 32
0x1108	0x110E	16	I/O	W	Sprite 33
0x1110	0x1116	16	I/O	W	Sprite 34
0x1118	0x111E	16	I/O	W	Sprite 35
0x1120	0x1126	16	I/O	W	Sprite 36
0x1128	0x112E	16	I/O	W	Sprite 37
0x1130	0x1136	16	I/O	W	Sprite 38
0x1138	0x113E	16	I/O	W	Sprite 39
0x1140	0x1146	16	I/O	W	Sprite 40
0x1148	0x114E	16	I/O	W	Sprite 41
0x1150	0x1156	16	I/O	W	Sprite 42
0x1158	0x115E	16	I/O	W	Sprite 43
0x1160	0x1166	16	I/O	W	Sprite 44
0x1168	0x116E	16	I/O	W	Sprite 45
0x1170	0x1176	16	I/O	W	Sprite 46
0x1178	0x117E	16	I/O	W	Sprite 47
0x1180	0x1186	16	I/O	W	Sprite 48
0x1188	0x118E	16	I/O	W	Sprite 49
0x1190	0x1196	16	I/O	W	Sprite 50
0x1198	0x119E	16	I/O	W	Sprite 51
0x11A0	0x11A6	16	I/O	W	Sprite 52
0x11A8	0x11AE	16	I/O	W	Sprite 53
0x11B0	0x11B6	16	I/O	W	Sprite 54
0x11B8	0x11BE	16	I/O	W	Sprite 55
0x11C0	0x11C6	16	I/O	W	Sprite 56
0x11C8	0x11CE	16	I/O	W	Sprite 57
0x11D0	0x11D6	16	I/O	W	Sprite 58
0x11D8	0x11DE	16	I/O	W	Sprite 59
0x11E0	0x11 E 6	16	I/O	W	Sprite 60
0x11E8	0x11EE	16	I/O	W	Sprite 61
0x11F0	0x11F6	16	I/O	W	Sprite 62
0x11F8	0x11FE	16	I/O	W	Sprite 63 – Least Priority

9.5.8. LUT Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x2000	0x23FF	8	MEM	R/W	LUT0 – 256x 32bits ARGB – Offset 0 is always Transparent
0x2400	0x27FF	8	MEM	R/W	LUT1 – 256x 32bits ARGB
0x2800	0x2BFF	8	MEM	R/W	LUT2 – 256x 32bits ARGB
0x2C00	0x2FFF	8	MEM	R/W	LUT3 – 256x 32bits ARGB
0x3000	0x33FF	8	MEM	R/W	LUT4 – 256x 32bits ARGB
0x3400	0x37FF	8	MEM	R/W	LUT5 – 256x 32bits ARGB
0x3800	0x3BFF	8	MEM	R/W	LUT6 – 256x 32bits ARGB
0x3C00	0x3FFF	8	MEM	R/W	LUT7 – 256x 32bits ARGB

9.5.9. GAMMA LUT Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x4000	0x40FF	8	MEM	R/W	GAMMA Correction Blue Channel
0x4100	0x41FF	8	MEM	R/W	GAMMA Correction Green Channel
0x4200	0x42FF	8	MEM	R/W	GAMMA Correction Red Channel

9.5.10. FONT Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0008x0	0x8FFF	8	MEM	R/W	FONT Character Graphics Storage

9.6. VICKY III Channel B Address Offset: @xFECA:XXXX

9.6.1. Text Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x0000	0x3FFF	8	MEM	R/W	Text Mode Character Display Memory

9.6.2. Text Color Memory Block

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0x8000	0xBFFF	8	MEM	R/W	Text Mode Color Display Memory

9.6.3. Text Color LUT

Addy Start Offset	Addy End	Size	Туре	R/W	Description
0xC400	0xC43F	32	MEM	R/W	16x 32Bits Values ARGB for Foreground Colors
0xC440	0xC47F	32	MEM	R/W	16x 32Bits Values ARGB for Background Colors

