Micro/Elf

Quick Reference Card

Register Summary

Ð	8-bit	Data Register
DF	1-bit	Data Flag (carry/borrow)
R	16x16-bit	General Register Array
P	4-bit	Program Pointer
X	4-bit	Data Pointer
N	4-bit	Low nybble of instruction byte
I	4-bit	High nybble of instruction byte
Q	1-bit	Output Flip-Flop
IE	1-bit	Interrupt Enable

Special Registers

R(0)	DMA Pointer
R(1)	Interrupt Vector
R(2)	Stack during interrupts

ASCII Codes

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
20		!	**	#	\$	왐	&	`	()	*	+	,	-		/
30	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
40	@	Α	В	C	D	Е	F	G	Н	Ι	J	K	L	М	N	0
50	Р	Q	R	\mathbf{s}	Т	U	V	W	Х	Y	\mathbf{z}	[/]	^	_
60	`	a	b	С	d	е	f	g	h	Ι	j	k	1	m	n	0
70	р	q	r	s	t	u	ν	W	x	У	z	{		}	~	del

State Codes

State	SC1	SC0
S0 Fetch	L	L
S1 Execute	L	Н
S2 DMA	Н	L
S3 Interrupt	Н	Н

Modes

Mode	Clear	Wait
Load	L	L
Reset	L	Н
Pause	Н	L
Run	Н	Н

B2

35


Branch on EF2=1

Instr	uction Set		3D	BN2	Branch on EF2=0
0N	LDN	Load via RN	36	В3	Branch on EF3=1
4N	LDA	Load Advance via RN	3E	BN3	Branch on EF3=0
F0	LDX	Load via RX	37	B4	Branch on EF4=1
			3F	BN4	Branch on EF4=0
72	LDXA	Load Advance via RX	C0	LBR	Long Branch
F8	LDI	Load Immediate	C8	NLBR	No Long Branch
5N	STR	Store via RN	C2	LBZ	Long Branch on Zero
73	STXD	Store via RX and decrement	CA	LBNZ	Long Branch on Non-Zero
1N	INC	Increment	CA C3	LBDF	Long Branch on DF=1
2N	DEC	Decrement	CB	LBNF	Long Branch on DF=0
60	IRX	Increment RX	CI	LBQ	Long Branch on Q=1
8N	GLO	Get Low register N	C9	•	
AN	PLO	Put Low register N		LBNZ	Long Branch on Q=0
9N	GHI	Get High register N	CE	LSZ	Long Skip on Zero
BN	PHI	Put High register N	C6	LSNZ	Long Skip on Non-Zero
Fl	OR	Logical OR	CF	LSDF	Long Skip on DF=1
F9	ORI	OR Immediate	C7	LSNF	Long Skip on DF=0
F3	XOR	Logical XOR	CD	LSQ	Long Skip on Q=1
FB	XRI	XOR Immediate	C5	LSNQ	Long Skip on Q=0
F2	AND	Logical AND	CC	LSIE	Long Skip on IE=1
FA	ANI	AND Immediate	00	IDL	Idle
F6	SHR	Shift Right	C4	NOP	No Operation
76	SHRC	Shift Right with Carry	DN	SEP	Set P
FE	SHL	Shift Left	EN	SEX	Set X
7E	SHLC	Shift Left with Carry	7B	SEQ	Set Q=1
F4	ADD	Add	7A	REQ	Set Q=0
FC	ADI	Add Immediate	78	SAV	Save T to Memory
74	ADC	Add with Carry	79	MARK	Push X,P to stack
7C	ADCI	Add with Carry Immediate	70	RET	Return, IE=1
F5	SD	Subtract D	71	DIS	Return, IE=0
FD	SDI	Subtract D Immediate	61	OUT1	Output port 1
75	SDB	Subtract D with Borrow	62	OUT2	Output port 2
7D	SDBI	Subtract D with Borrow Immediate	63	OUT3	Output port 3
F7	SM	Subtract Memory	64	OUT4	Output port 4
FF	SMI	Subtract Memory Immediate	65	OUT5	Output port 5
77	SMB	Subtract Memory with Borrow	66	OUT6	Output port 6
7F	SMBI	Subtract Mem with Borrow Immed.	67	OUT7	Output port 7
30	BR	Branch	69	INP1	Input port 1
38	NBR	No Branch	6A	INP2	Input port 2
32	BZ	Branch on Zero	6B	INP3	Input port 3
3A	BNZ	Branch on Non-Zero	6C	INP4	Input port 4
33	BDF	Branch on DF=1	6D	INP5	Input port 5
3B	BNF	Branch on DF=0	6E	INP6	Input port 6
31	BO	Branch on Q=1	6F	INP7	Input port 7
39	BNQ	Branch on Q=0			
34	BI BI	Branch on EF1=1			
3C	BNI	Branch on EF1=0			
25	Divi	Branch on EF2-1			

Opcode Table

	0	1	2	3	4	5	6	7
0	IDL	LDN						
1	INC	INC	INC	INC	INC	INC	INC	INC
2	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC
3	BR	BQ	BZ	BDF	В1	B2	В3	B4
4	LDA	LDA	LDA	LDA	LDA	LDA	LDA	LDA
5	STR	STR	STR	STR	STR	STR	STR	STR
6	IRX	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB
8	GLO	GLO	GLO	GLO	GLO	GLO	GLO	GLO
9	GHI	GHI	GHI	GHI	GHI	GHI	GHI	GHI
A	PLO	PLO	PLO	PLO	PLO	PLO	PLO	PLO
В	PHI	PHI	PHI	PHI	PHI	PHI	PHI	PHI
С	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF
D	SEP	SEP	SEP	SEP	SEP	SEP	SEP	SEP
E	SEX	SEX	SEX	SEX	SEX	SEX	SEX	SEX
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM

Timing Diagrams



8	9	A	В	С	D	Е	F
LDN							
INC							
DEC							
NBR	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4
LDA							
STR							
	INP1	INP2	INP3	INP4	INP5	INP6	INP7
SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI
GLO							
GHI							
PLO							
PHI							
NLBR	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF
SEP							
SEX							
LDI	ORI	INA	XRI	ADI	SDI	SHL	SMI

