# MM2101, MM2101-1, MM2101-2

# MOS RAMs

# MM2101, MM2101-1, MM2101-2 1024-bit (256 × 4) static MOS RAM with separate I/O

#### general description

The National MM2101 is a 256 word by 4 bit static random access memory element fabricated using N-Channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the additional peripheral circuitry associated with refresh. The data is read out nondestructively and has the same polarity as the input data.


The 2101 is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chipenables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The features of this memory device can be combined to make a low cost, high performance, and easy to manufacture memory system.


National's silicon gate technology also provides protection against contamination, and permits the use of low cost Epoxy B packaging.

#### features

- Organization 256 Words by 4 Bits
- Access Time 0.5 to 1.0 μs Max.
- Single +5 V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Low Cost Packaging 22 Pin Epoxy B Dual-In-Line Configuration
- Low Power Typically 150 mW
- Tri-State ® Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

# block and connection diagrams





#### **PIN NAMES**

DI1 - DI4 DATA INPUT ADDRESS INPUTS A0 - A7 R/W READ/WRITE INPUT CE1, CE2 CHIP ENABLE OD OUTPUT DISABLE DO1 - DO4 DATA OUTPUT Vсс POWER (+5 V)

Order Number MM2101D, MM2101-1D or MM2101-2D See Package 5

Order Number MM2101-N. MM2101-1N or MM2101-2N See Package 17

# absolute maximum ratings

Ambient Temperature Under Bias

Storage Temperature

Voltage on Any Pin With Respect to Ground

Power Dissipation

O°C to +70°C

-65°C to +150°C

-0.5 V to +7 V

1 Watt

dc electrical characteristics  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5$  V  $\pm$  5% unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI ILOH ILOL ICC1	Input Current I/O Leakage Current <sup>[2]</sup> I/O Leakage Current <sup>[2]</sup> Power Supply Current		30	10 15 -50 60	μΑ μΑ μΑ mA	VIN = 0 to 5.25 V CE1 = 2.2 V, VOUT = 4.0 V CE1 = 2.2 V, VOUT = 0.45 V VIN = 5.25 V, IQ = 0 mA
ICC2	Power Supply Current			70	mA	T <sub>A</sub> = 25°C V <sub>IN</sub> = 5.25 V, I <sub>O</sub> = 0 mA
VIL VIH VOL VOH	Input "Low" Voltage Input "High" Voltage Output "Low" Voltage Output "High" Voltage	-0.5 2.2 2.2		+0.65 VCC +0.45	V V V	$T_A = 0^{\circ}C$ $I_{OL} = 2.0 \text{ mA}$ $I_{OH} = -150 \mu A$

Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.


Note 2: Input and Output tied together.

# capacitance T<sub>A</sub> = 25°C, f = 1 MHz


Symbol	Test	Lim	Limits (pF)			
	1000	Тур.	Max.			
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0 V	4	8			
COUT	Output Capacitance VOUT = 0 V	8	12			

# switching time waveforms

READ CYCLE (R/W = "1")



#### WRITE CYCLE[2]



Note 1: tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.

Note 2: During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation.

Note 3: OD should be tied low for separate I/O operation.

# ac electrical characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5$ V $\pm$ 5%, unless otherwise specified.

### MM2101

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE				***	
tRCY tA tCO tOD tDF <sup>[1]</sup>	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	0 0		1,000 800 700 200	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE					4
tWCY tAW tCW tDW tDH tWP tWR	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	1,000 150 900 700 100 750 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

#### MM2101-1 (500 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READC	YCLE					
tRCY tA tCO tOD tDF <sup>[1]</sup> tOH	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	500 0 0		500 350 300 150	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE					
tWCY tAW tCW tDW tDH tWP	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	500 100 400 280 100 300 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

#### MM2101-2 (650 ns Access Time)

Parameter	Min.	Тур.	Max.	Unit	Test Conditions
YCLE					
Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	650 0 0		650 400 350 150	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
CYCLE			,		
Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse	650 150 550 400 100 400			ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and Ci = 100 pF
	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address  CYCLE  Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address  CYCLE  Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse  650 Write Pulse 400 Write Pulse	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address  CYCLE  Write Cycle Write Delay Chip Enable to Write Data Setup Data Setup Data Hold Write Pulse  650 Urite Cycle 400 Data Hold Write Pulse	YCLE	YCLE         Read Cycle         650         ns           Access Time         650         ns           Chip Enable to Output         400         ns           Output Disable to Output         350         ns           Data Output to High Z State         0         150         ns           Previous Data Read Valid after change of Address         0         ns         ns           CYCLE         Write Cycle         650         ns         ns           Write Delay         150         ns         ns           Chip Enable to Write         550         ns         ns           Data Setup         400         ns         ns           Data Hold         100         ns           Write Pulse         400         ns

Note 1: t<sub>DF</sub> is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.