# **Z-Lite Block Diagram**

REV	DATE	PAGES	DESCRIPTION
1.0	24/04/2020	All	Rev 1.0 Release
1.1	29/05/2020	All	Rev 1.1 Release

PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	PS BANK500&501
3	PS BANK502
4	PL BANK0&13
5	PL BANK34&35
6	ZYNQ Power
7	DDR3 RAM
8	ETHERNET
9	PS USB
10	PS UART SD KEY LED
11	HDMI TX
12	USB-JTAG
13	40Pin GPIO
14	Power
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	

MicroPhase MicroPhase Inc. www.microphase.cn

Title

Mizar Board


Size Document Number

B Block Diagram


Date: Monday, July 20, 2020 Sheet 1 of 14

Copyright 2018, MicroPhase Inc. All Rights Reserved.

This Material may not be reprooduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any mean without the prior written permission of MicroPhase Inc.



#### DDR3



Micr	oPhase	MicroPhase Inc.	www.microp	hase.c	n			
Title								
P	Mizar I	Board						
Size B		nent Number S BANK502						Rev 1.0
Date:	Mo	nday, July 20, 2020	Sh	eet	3	of	14	•
			1					


5


4

\_\_\_

2

## ZYNQ\_CONFIG





MicroPhase MicroPhase Inc. www.microphase.cn


Title


Z7-Lite Board


Size B Document Number PL BANK0&13


Date: Monday, July 20, 2020 Sheet 4 of 14

#### FPGA PL












#### **PS USB OTG**




	Configuration Pins	Description		
REFSEL[2]	REFSEL[1]	REFSEL[0]	Reference Frequency	
0	0	0	52 MHz	
0	0	1	38.4 MHz	
0	1	0	12 MHz	
0	1	1	27 MHz	
1	0	0	13 MHz	
1	0	1	19.2 MHz	
1	1	0	26 MHz	
1	1	1	24 MHz	


Z7-Lite Board	_	oPhase MicroPhase Inc. ww	w.microphasc	· · · ·		
		Z7-Lite Board				
B PS USB 1.0	Size	Document Number				Rev
	В	PS USB				1.0







### **GPIO** Interface



MicroPhase MicroPhase Inc. www.microphase.cn

Title

Z7-Lite Board

Size | Document Number | Rev | 1.0

Date: Monday, July 20, 2020 | Sheet | 13 | of | 14

