


Figure 1. Circuit Picture [Improved High-Swing Cascode Current Sink]



Circuit Analysis:

Evolution:


In class in an attempt to create a current sink we began by using a single NMOS with a biasing V_g , provided by a diode-connected transistor (Gate and Drain are tied). As shown in our first lab this has certain problems mainly the CLM effect, as the channel Length got smaller.

In order to combat the increase in CLM effect, we tried adding a Passive Resistor in series with a single transistor, at the source terminal. R_{out} was now increased to $R_o = g_m * R_{ds} * R$. This increase had an undesired voltage drop across the Resistor which consumed power and increased transistor source voltage. We then realized that we need to increase R_{ac} not R_{dc} .

Next we replace the Passive Resistor with an Active Resistor (a diode-connected NMOS transistor). This is supposed to add AC Resistance, but after the analysis we know that diode-connected transistors have $R_{out} \approx 1 / g_m$, so in all we actually made $R_o \approx R_{ds}$, which is just the resistance of a single transistor – we again failed.

The next step was to bias the current sink transistor(M_2) and the transistor that increases R_{out} (M_1). Here we bias it using two diode-connected NMOS transistors. Now the problem becomes that the voltage on the gate of the sink (M_2) is $2 V_{on} + 2 V_{th}$, and V_{min} becomes $2 V_{on} + V_{th}$. We must offset this V_{th} by splitting up the biasing transistors (M_4 and M_3) into two branches, each containing I_{ref} (reference current).

Figure 2. Diode-Connected Biasing Circuit, V_{th} Offset to be removed




Finally to reduce CML at M3 we add a final transistor M5. We now go into detailed circuit analysis of our schematic; we focus on different transistors (M1 – M5):

Analysis:

The two main driving forces in our overall design are increase of R_{out} (decrease CML effect) and minimize V_{min} (there shouldn't be a high required minimum voltage across a current supply for it to conduct). So we begin our analysis at M1 since we are looking to minimize V_{min} (across M1 and M2).

Figure 3. Hand-drawn schematic of the High-Swing Cascode Sink to be Analyzed



M1:

Solve for V_{on} . We require V_{on} across V_{ds1} since by definition this is the smallest possible voltage across a transistor in order for it to operate in Saturation, and that is exactly what we require, since changes in V_{out} should not change the current in a current source (saturation). From here we also derive the Gate voltage, V_{g1} and V_{g3} , required at those points.

$$V_{on1} = V_{gs1} - V_{th1} \quad V_{s1} = 0 \text{ (gnd)}$$

$$V_{g1} = V_{g3} = V_{on1} + V_{th1}$$

Here we get a value for the gate voltage to be provided by the Bias transistor M3 in order to have V_{on} across V_{ds} of M1.

M2:

In order to have the minimum value across our current sink, of $2V_{on}$, we require that the voltage across M2 is also V_{on} . This will set a constraint on our Gate voltage, V_{g2} .

$$V_{on2} = V_{gs2} - V_{th2}$$

$$V_{on2} = V_{g2} - V_{s2} - V_{th2}$$

$$V_{g2} = V_{g5} = V_{g4} = 2 V_{on1,2} + V_{th2} \quad \text{Note: } V_{on1} = V_{on2} \text{ since } W/L \text{ and manufacture build}$$

M4:

For this transistor we can modify it's aspect ratio. The saturation V_{ds} for this transistor, since it is Drain and Gate tied, is equal to $V_{on} + V_{th}$. With that logic $V_d = V_g$, but as a requirement by our current sink transistor M2 we need $V_{g2} = V_{g5} = V_{g4} = V_{on1,2} + V_{th2}$.

$$V_{on4} + V_{th} = 2 V_{on2} + V_{th}$$

$$(2 * I_{ref} / (C'_{ox} * (W/L)_4))^{1/2} = 2 * (2 * I_{ref} / (C'_{ox} * (W/L)_2))^{1/2}$$

$$1 / (W/L)_4 = 4 / (W/L)_2 \quad \text{Setting } W_2 = W_4$$

$$L_4 = 4 * L_2 \quad \text{Length of M4 must be 4 times length of the rest}$$

M3:

The only unknown voltage is on the drain, V_{d3} . By symmetry with M1 (same current and NMOS build) the voltage must be V_{on} .

M5:

After inserting this transistor we must check whether it is On and if it's in saturation.

On Check:

$$V_{gs5} \Rightarrow V_{th}$$

$$V_{g5} - V_{s5} \Rightarrow V_{th}$$

$$(2 * V_{on} + V_{th}) - (V_{on}) \Rightarrow V_{th}$$

$$V_{on} \Rightarrow 0 \quad V_{on} \text{ must be greater than } 0, \text{ therefore M5 is definitely ON.}$$

Saturation Check:

$$V_{ds5} \Rightarrow V_{gs5} - V_{th}$$

$$V_{d5} - V_{s5} \Rightarrow V_{g5} - V_{s5} - V_{th}$$

$$(V_{on} + V_{th}) \Rightarrow (2 \cdot V_{on} + V_{th})$$

$$V_{th} \Rightarrow V_{on}$$

$$V_{th} \Rightarrow 2 \cdot I_{ref} / (C'_{ox} \cdot (W/L))^{1/2} \quad \text{This sets a constraint on } W/L \text{ ratio and } I_{ref}.$$


Overall:

All transistors must be ON and work in saturation. We are trying to reduce V_{min} while we still have a constant current in saturation (i.e. minimize CML effect).

Some Assumptions:


V_{th} is approximately constant overall transistors, since we cancel it out many times, this assumptions must be made. V_{th} is temperature and technology related. M1, M2, M3, M5 should be manufactured from the same parameters and M4 should have 4x the Length of the rest. It is assumed the current sources provide constant current I_{ref} .

Figure 4. The parameters to be minimized. V_{out} vs I_{out} , with labels.



Cadence Analysis:

Figure 5. Graphing V_{out} vs I_{out} . $R_{out} = 1 / (dI/dV)$ vs V_{out} . $I_{ref} = 1\mu m$, $W = 1\mu m$, $L = 1\mu m$,



Data Table:

	W=1um	L=1um		betaeff	
Current	Vmin	Vth	gds	K* (W/L)	Rout
0.25uA	137.000uV	187.148mV	21.288n	314.256um	7.150M
1.0uA	175.000uV	191.388mV	78.589n	314.231um	2.165M
4.0uA	285.000mV	202.214mV	272.513n	312.058um	4.034n
	W = 1	L = 5		betaeff	
Current	Vmin	Vth	gds	K* (W/L)	Rout
0.25uA	194.074mV	166.823mV	4.4997n	61.2393um	9.855M
1.0uA	314.050mV	166.823mV	17.430n	60.859um	3.104M
	W = 5	L = 1		betaeff	
Current	Vmin	Vth	gds	K* (W/L)	Rout
0.25uA	100.000mV	183.962mV	22.100n	4.512um	5.100M
1.0uA	124.550mV	183.964mV	85.392n	1.584um	2.040M
	W = 1	L = 0.2		betaeff	
Current	Vmin	Vth	gds	K* (W/L)	Rout
0.25uA	Linear - CLM				
1.0uA	Irrelevant Data				

Here we have data for Vmin, from the graph Vout vs Iout (1% of Iout), Vth, gds and betaeff from the Cadence DC operating point window, and Rout from the inverse of the derivative of Iout vs Vout graph at Vmin. The Rout values are in Mohms (MΩ). Choices for these L and W are made after trying out some combinations. There is a tradeoff between Vmin and Rout, generally larger Rout leads to larger Vmin and vice-versa.

Figure 6. $I_{ref} = 0.25 \mu A$ $W = 1 \mu m$ $L = 1 \mu m$, G_m and I_{out} vs V_{out} .




Figure 7. Another image of finding R_{out} . $I_{ref} = 1\mu A$ $W = 1\mu m$ $L = 1\mu m$

