





# PAVAN M G

## SOFTWARE ENGINEER

### CONTACT

 (+91) 9483 875 897  
 pavanmggp@gmail.com  
 pavan-mg.in  
 Hitech City, Hyderabad, India - 500081

### SKILLS

**Interests:** Data Structures and Algorithms, Software Development, Debugging, Deep Learning, Computer Vision, Embedded Systems, and Mathematical Modelling.

**Languages:** C/C++, Python, RISC V Assembly, Perl, HTML, CSS, Javascript.

**Tools:** TRACE32, Perforce, Git, MATLAB, MS Office.

**Frameworks:** Keras, OpenCV, Tkinter, etc.

### EDUCATION

**B.Tech - Electrical Engineering** 2021  
**Indian Institute of Technology, Varanasi**  
**Grade: 8.31**

**Academic Courses:** AI, Applied Deep Learning, Natural Language Processing, Parallel Computing, Data Structures and Algorithms, C Programming, Probability and Statistics, Calculus, Numerical Techniques, Digital Electronics, Control Systems, etc.

**XII Std - PUE, Karnataka** 2017  
**FIITJEE P U College, Bengaluru**  
**Percentage: 85.17**  
**Academic Courses:** Computer Science, Mathematics, Physics and Chemistry.

**X Std - KSEEB, Karnataka** 2015  
**Abhinava Bharathi High School, Mandya**  
**Percentage: 97.92 - School Rank 1**

### CERTIFICATION

**Coursera:** Data Structures and Algorithms Specialization by UC San Deigo. Deep Learning Specialization by Deep Learning AI. Machine Learning by Stanford University.

**Hackerrank:** Problem Solving, C++ and Python.

### PROFILES

Linkedin • Github • Hackerrank • Leetcode

### LANGUAGES

English, Kannada and Hindi

### WORK EXPERIENCE

#### Qualcomm India Private Limited, Hyderabad

**DDR Software Systems Engineer**

OCT 2022 - PRESENT

- **Bring up, Initialization, and Enablement of DDR Sub System Features for Chip Station Modem Devices** from Pre-Silicon to Post Silicon Phase in **Secondary Boot Loader (XBL)** by integrating **DDR System Firmware** through **DDR Drivers**.
- **Developed DDR Drivers** for **DDR Training Data restore** and **DDR Debug tests** in **Flash-less Chipsets** for **First-Time** in Qualcomm Wildcat Hierarchy Chipsets.
- **Tool Development** for running **DDR Debug Tests** which includes **collection of Eye Plots, Memory functionality, and Parameters tuning** on Flash-less Chipsets.

**DDR Software Systems Engineer, Associate**

MAY 2021 - OCT 2022

- **Enabling DDR Sub System Features for Value Tier Chipsets** which include Snapdragon 600 and 400 Series in Post Silicon to CS Phase.
- Adding **DDR Debug tests support** in the XBL Level to validate the Health of the DRAM Part used in these Chipsets with **NAND, EMMC, and UFS Flash Storage**.
- **Resolving DDR Sub System-related customer issues** by working in **collaboration** with various teams like DDR PHY, DDR SVE, ICB, NoC, etc.

**DDR Tools Development Interim Intern**

MAY 2020 - AUG 2020

*DDR Eye Health Classifier Tool*

- Built **Algorithms** to map the relation of Vref and CDC of DDR PHY into 2D Array Data called **DDR Eye Plot** for enabled DDR Frequencies and Read/Write operations on DDR Sub\_System of a referenced Chipset.
- Generated **Synthetic data** that mimicked the Eye Plot data from scratch to get Eye Plot samples of Specific Classes from it.
- Developed a **Multiclass Learning Model** using CNN from the data generated, and built a framework for getting the summary of belonging class and feature parameters of Eye Plot on Test SoCs.
- Received a **Pre-Placement Offer**.

### FEATURED PROJECTS

**Fully functional Self-driving Car Simulation.**

JAN 2020 - DEC 2020

*B.Tech Thesis Project. Advisor: Prof Shyam Kamal, EEE, IIT (BHU), Varanasi.*

- Used Computer Vision techniques like **Hough Transform** via **OpenCV** to **identify lane lines**, and **CNN model** to **identify various traffic signs**.
- **Trained CNN** via **behavioral cloning** techniques to **predict the driving steering angle** via image data from left, middle, and front-mounted cameras.
- Built a **fully functional model** to Self-Drive the Simulator car by Udacity.

**Modelling and simulation of photovoltaic cell**

FEB 2019 - APR 2019

*Exploratory Project. Advisor: Prof V N Lal, EEE, IIT (BHU), Varanasi.* Used

- Used, **Simulink** programming environment (MATLAB) to implement the Electrical modeling of PV cells.
- Developed, **Mathematical modeling** of IV characteristics in the form of continuous piecewise functions using **regression**.

**Other Projects:**

Brain Tumor Detection using Genetic Algorithms. Assembling Genomes Using de Bruijn Graphs. Sort-Term Load Forecasting using LSTM Networks.

### SCHOLASTICS ACHIEVEMENTS

- Secured, **All India Ranking of 3,192 in JEE Advanced 2017 (99.7 Percentile)**, among 2.2 lakh selected applicants from 1.2 million.
- Awarded Certificate of Merit - **Rank 15 in Karnataka Regional Mathematical Olympiad 2016**. Among the top 700 in the Country to qualify for Indian National Mathematical Olympiad, by HBCSE.
- Secured State **Rank 18 in the National Talent Search Examination (Stage 1)** by DSERT, Karnataka in 2015 (out of 70,000).

### EXTRA-CURRICULAR ACTIVITIES

- **2 Gold, 3 Silver, and 7 Bronze medals** in **Aquatics Inter college** events during 2018 and 2019.
- Represented Mandya District in Karnataka State Level **Swimming and Chess** Competition 2011, 2012, 2013, and 2014.