

1) write a neat diagram, Explain Von Neumann and Harvard Architecture.

### Harvard Architecture

- \* Two memories with 2 buses allow parallel access to data and instruction
- \* Control unit for two buses is more complicated & more expensive
- \* Both memories can use different size
- \* Both memories can use different size
- \* Development of a complicated control unit needs more time
- \* Free data memory can't be used for instruction & vice-versa

### Von Neumann Architecture

- \* Content of the memory is organized & all installed memory can be used.
- \* one bus is simpler for the control unit design
- \* computer with one bus is cheaper.
- \* computer with one bus is cheaper
- \* Error in a program can rewrite instruction & crash program execution
- \* Development of the control unit is cheaper & faster
- \* Data & instruction is accessed in the same way
- \* One bus (for data, instruction & address) is a bottleneck

2) List the difference RISC v/s CISC machines.

→ CISC


- \* It has more instructions
- \* More addressing modes
- \* Requires a large amount of RAM
- \* The avg clk cycles/instruction of a CISC Processor is b/w 2.5 to 1000/µs
- \* Large code size
- \* CISC processor have variable instruction format
- \* Single Register Set
- \* CISC processor can not highly pipelined & less pipelined
- \* High power consumption

RISC

- \* It has fewer instructions
- \* uses less addressing modes
- \* RISC requires more RAM
- \* The avg clk cycles/instruction of a RISC Processor is 1.5
- \* Small code size
- \* RISC processor have a fixed instruction format
- \* Multiple Register sets are present
- \* RISC processor are highly pipelined
- \* Low power consumption

3) With a neat diagram Explain ARM7 architecture

- \* Load-store architecture
- \* Basically 32-bit but supports 16 bits & 32 bits
  - \* Basically RISC architecture
  - \* has Auto increment & Auto decrement modes
  - \* consists of barrel shifter to move data through port
  - \* ARM is designed to suit embedded devices
  - \* ALU & barrel shifter operations done in same cycle



- \* All registers are 32 bit
- \* In user mode, 16 data registers (R<sub>0</sub>-R<sub>15</sub>) & 2 status Reg
- \* 3 Special function Register out of 16 Reg can for data they are R<sub>13</sub>, R<sub>14</sub>, R<sub>15</sub>, 1.
- \* R<sub>13</sub> → Stack Reg, R<sub>14</sub> → Link Register, R<sub>15</sub> → Program Counter
- \* R<sub>13</sub> & R<sub>14</sub> can act as general purpose register
- \* CPSR, SPSPR are 2 Status Registers
- \* It has 7 modes.
- \* Privileged mode: abort, fast interrupt request, interrupt request, supervisor, system, undefined.
- \* Non privileged mode: user mode.

## ii) Programming model for ARM

Each instruction can be viewed as performing a dynamic transformation of the state.

- \* visible registers
- \* invisible registers
- \* system memory
- \* user memory.

### Processor modes:-

→ ARM has 7 basic operating modes

→ mode changes by software control or External interrupt

CPSR [11:0]	mode	use	Registers
10000	User	normal user code	- user
10001	FIQ	Processor Fast interrupt	- fiq
10010	IRQ	Processing std interrupts	- irq
10011	SVC	Processing software interrupt - SVC	
10111	Abort	Processing memory interrupt - abt	
11011	Unde	Handling undefined instruction type - und	
11111	System	Reserving privileged os	- user

→ Most programs operate in user mode. ARM often privileges operating modes which can be used to handle exceptions, supervision calls and system modes.

→ Neon access rights

→ current operating mode is defined by CPSR [11:0]

## Privileged modes

### Supervisor mode

- Having some protective privilege
- System level function can be accessed through privileged supervisor calls
- usually implemented by software interrupt.
- ARM has 37 registers all of which are 32 bit
- 1 program counter
- 1 current program status register
- 5 dedicated saved program status registers
- 30 general purpose registers

Each mode can access

- a particular set of R0-R12 registers
- stack pointer, R13 - link register
- program counter for (P0)

privileged modes can access a particular set of saved program status registers

910
911
912
913
914
915
916
917
918
919
91A
91B
91C
91D
91E
91F
91G
91H
91I
91J
91K
91L
91M
91N
91O
91P
91Q
91R
91S
91T
91U
91V
91W
91X
91Y
91Z
CPSR

FIQ	TRQ	LVC	Unde	Abort
918				
919				
91A				
91B				
91C				
91D				
91E (sp)	913 (sp)	R13 (sp)	913 (sp)	913 (sp)
91F (cr)	914 (cr)	914 (cr)	914 (cr)	914 (cr)
SPSR	SPSR	SPSR	SPSR	SPSR


- 6) With a neat diagram, Explain three stage pipeline
- A pipeline is the mechanism used by RISC processor to execute instructions
  - By speeding up the execution by fetching the instruction while other instruction are being decoded & executed simultaneously.
  - Pipelining is a design technique of processor which plays an important role in increasing the efficiency of data processing in the processor of a computer & etc.

The ARM7 has 3 Stage pipeline

- \* Fetch: The instr is fetched from memory
- \* Decode: The instr opcodes & operands are used to determine what function to perform
- \* Execute: The decoded instr is Executed.

Each of these operations requires one clock cycle for typical instructions requiring one clock cycle for typical instruction they normally require three clock cycles to completely execute, known as the latency of instruction execution

Because the pipeline has 3 stages can finish Execution complete in every CLK cycle. In other words the pipeline has a flow of one instruction per cycle.



3) With the neat diagram explain CPSR register  
N 2 C V & undefined IFT mode could work flag

→ N - Negative result from ALU

→ Z - Zero result from ALU

→ C → ALU operation overflowed

→ V - ALU operation carried out

Signed overflow flag, & flag

- Architecture STE only

- Indicate if saturation has occurred during certain operation

Interrupt disable bits

→ I=1 Disable the IRQ

→ I=0 Disable the FIQ

T bit

→ Architecture XT only

→ T=0 Processor in ARM state in normal function

→ T=1 Processor in Thumb state

Mode Bits:

→ Specify the processor mode

- CPSR → (current processor state) flag holds info about the current mode of processor

→ SPSR → Saved processor status register holds the information on the processor state before the system changed to this mode. i.e. processor state just before an exception.

8) Explain the 7 different modes in ARM

The ARM & Thumb processor has 7 modes of operation

- User mode is the usual ARM program run state & is used for executing most application program
- Fast interrupt mode supports a data transfer channel process
- Interrupt mode is used for general purpose interrupt handling
- Supervisor mode is a protected mode for the operating system
- Abort mode is entered after a data or instruction fetch abort
- System mode is privileged user mode for the operating system

We can only enter system mode from another privileged mode by modifying the mode bit of the current program status register (CPSR)

→ undefined mode is entered when an undefined instruction is executed

Modes other than user mode are collectively known as privileged modes. Privileged modes are used to handle interrupt or exception to access protected resources.

Mode	Mode
User	FIQ
Fast interrupt	TRAP
Interrupt	SVC
Supervisor	ABT
Abort	SYS
System	UND
Undefined	

9) Explain the nomenclature in ARM

→ \* first RISC Processor for commercial use ARM1176JZ

processor.

32-bit processor Advanced pipeline

T - Thumb instruction extension

D - debug extension

M - Enhanced instruction

I - Inexact speculation

ARM {x} {y} {z} - TDMI {E} {F} {P} {I}

x - Local memory

y - Memory management unit

z - Cache

T - Thumb 16 bit decoder

D - JTAG debugger

M - Fast multiplier

I - Embedded ICE

E - Enhanced instruction for DSP

F - FPU

P - floating point


I - Synthesizable version

10) What is JTAG? Explain JTAG State diagram

\* JTAG has become a standard in embedded system and it is available in nearly every microcontroller and FPU on the market

\* If we have programmed a microcontroller there is a strong chance that we have used JTAG of the related standards

- \* JTAG is join test action group standard industry standard for verifying design and testing printed circuit boards after manufacture
- \* JTAG supplements standard for an chip instruction electronic design automation as a complementary tool to digital simulation
- \* It specifies the use of a dedicated debug port implementing a serial communication interface for test access without requiring direct external access to the system buses by direct busses. the interface connects to an chip and test access port (TAP) that implements a standard protocol to access a set of test registers



- 11) what is multitasking? Give example & its applications
- In multitasking several programs share the CPU time with as little interruption & interruption as possible.
  - Microcontrollers are known as computer on chip they are designed to perform a single task only because its processing power as well as memory is not suitable for installing several programs.

Example:-

- \* Meeting Management
- \* prioritization
- \* Scheduling
- \* workspace
- \* Tools
- \* Places

Applications It's used, places of office, hospital, bank

(2) What is RAM? why RAM is required give example of how support

- \* The memory can be defined as a collection of data in a specific format. It is used to store instruction and processed data.
- \* The main memory is central to the operation of a computer. Main memory is a large array of words of bytes ranging in size from hundreds to thousands to billions.

Memory management

In multiprogramming computers share the memory in a part of memory and that is used by multiple processes.

The task of subdividing the memory among different processes is called memory management. Memory management is a method of to manage operation like main memory and disk memory process execution. The main aim of memory management is to achieve efficient utilization of the memory.

- \* Allocation & deallocation of the memory by user and after the process execution
- \* To keep track of used memory space by the process
- \* To manage fragmentation issue
- \* To proper utilization of main memory
- \* To maintain data integrity while executing of process.

Ex:- IBM System/360 model 77, IBM System/370.

Q3) what is Endianess? List types and give example

→ Endianess means that the bytes in computer memory are stored in a particular number Endianess Segmented in two ways

- \* Big Endian (BE)
- \* Little Endian (LE)

### Big Endian

Big Endian is the most common way to store the binary data. it stores the most significant value first followed by less significant value

Ex:- The big Endian representation of the intiger<sup>123</sup> plays the hundreds value in 1st position follow

by few value and then our value stored at the end.

$$12\ 32 = [12\ 3]$$

### Little Endian

Little endian stores the least significant value first followed by increasingly more significant value.

Ex: The number 123 in little endian is stored as

$$123 = [3\ 2\ 1]$$

(ii) write a program to find the endianess of a given number

```
#include <stdio.h>
```

```
int main()
```

```
{
```

```
unsigned int x = 0x76543210;
```

```
char *c = (char *)&x;
```

```
if (*c == 10)
```

```
{
```

```
printf ("It is Little Endian \n");
```

```
}
```

```
else
```

```
{
```

```
printf ("It is Big Endian \n");
```

```
}
```

```
return 0;
```

```
}
```

(i) Explain bit, byte, nibble, halfword, word

\* Bit :- A bit is the smallest unit of information that can be stored in a computer. bits in computer are grouped to form a higher unit of information.

\* Byte :- A Byte is a combination of 8 bits, it represents character and is called a byte.

\* nibble :- A nibble is a combination of 4 bits, otherwise nibble is half of a byte.

\* Half word :- An area of storage one half the size of the word in a particular system usually two bytes.

\* Word :- A word is a combination of 16 bits, 32 bits depending on the computer it is known as opened word.

Length	Name	example
1	bit	0
4	nibble	0 110
8	Byte	01100110
16	Halfword	0110101011001111
32	word	1100110011110000111101011010001111

16) Explain word align and halfword align in memory


\* Different processor have different definition of words  
for 32-bit processor, a word is 32 bit. At the same  
time a half word is 16 bit for a 16 bit processor  
a word is 16 bit (2 bytes); for 8 bit processor word  
is 8 bits.

Word Alignment :- The word address can adjacent  
and can be divided by 4, the last two bits are 0


Half word alignment :- that is word address can  
be adjacent & divisible by 2 that is the last bit is 0  
ARM architecture requires 32 bit ARM instruction  
that must be word aligned & stored in memory  
and 16 bit Thumb instruction requires halfword  
aligned & stored

17) Explain the software tool involved in and processing  
of source file with a neat diagram


Source code



Compiler



Assembler



Executable code



- \* Normally the program building process involves four stages and utilizes different tools such as a preprocessor, compiler, assembler & linker
- \* As far as I am aware should be a single executable file
- \* preprocessing :- It is the first part of any compilation process. It includes files, condition compilation instruction & macros.
- \* compiler :- is the second part, it takes the o/p of the preprocessor and the source code, and generates assembly source code
- \* assembly :- Is the third stage of compilation it takes assembly source code & produces an assembly listing with offset. The assembly o/p is stored in an object file.
- \* Linking :- is the final stage, it takes one or more object files & libraries as input and combines them to produce a single executable file.

(18) Explain the following addressing modes in 8085

- Direct address
- Indirect address
- One address

### One address instructions

This uses an implied accumulator register for data manipulation and the other in the segment(s) memory location implied means that the CPU already knows that the operand is in the accumulator so there

There is no need of specifying it

Ex:- LDR add,

$Ace \leftarrow [Raddr]$

### Two address instruction

Here two address can be specified in the instruction in one address instruction the result was stored in the accumulator, here the result can be stored in different location i.e. register or memory location but requires more number of bit to represent the address.

Ex:- MOV R1, R2

$R1 \leftarrow [R2]$


### Three address instructions

This has three address field to specify Register or memory location program written are much short in size but no of bit per execution mode is less. These instruction make execution of program much faster, but it does not mean that program will be much faster because how instruction only contains more information but each instruction will be performed in one cycle only.

Ex:- ADD R3, R1, R2       $R3 = R1 + R2$

# 19) Explain the LPC2148 microcontroller Block diagram

R[28:31] R[25:0] R[15:16]



## LPC2148 Features

- \* 16 bit/ 32 bit ARM7TDMI - 8 microcontroller
- \* 8 to 16KB of on-chip static RAM
- \* 32KB to 512KB of on-chip flash memory
- \* 128 bits wide interrupt/ accumulator enable boundary software
- \* USB 2.0 full speed device controller with 2KB of endpoint RAM
- \* Single 10 bit DAC provides variable analog output
- \* Two 32 bit timer/ external event location port unit + watchdog timer.
- \* Low power Real time clock (RTC) with independent power supply clock input
- \* up to 21 external interrupt pins available
- \* the on-chip integrated oscillator operates with an external crystal from 1MHz to 25MHz
- \* single power supply with POR, BOD circuitry operating voltage range of 3.0V to 3.6V

Q) Explain the LPC2148 Microcontroller GPIO pins

LPC2148 has two 32 bit general purpose I/O pins

\* PORT0

\* PORT1

## Port 0

- \* Out of 32 pins, 28 pins can be configured as either general purpose I/O.
- \* 3 of these 28 pins can be configured as output only (P0.31)

## Port 1

- \* It is also a 32 bit port
- \* Out of only 16 pins are available for general I/O
- \* The functionality of each pin can be selected using the pin function select Register

## PIN SELECT

- \* Pin Select Registers are 32 bit Registers
- \* They are used to select the configuration of each pin functionality

PINSEL 0:- It is used to configure P0.0 pins from P0.0 to P0.15

PINSEL 1:- It is used to configure pins from Port P0.16 to P0.32

PINSEL 2:- It is used to configure pins in port 2 from P0.16 to P0.32

## Slow GPIO Register

\*  $\text{J}0 \times \text{PIN}$

\*  $\text{J}0 \times \text{SET}$

\*  $\text{J}0 \times \text{DIR}$

\*  $\text{J}0 \times \text{CLR}$

### $\text{J}0 \times \text{PIN}$

→ 32 bit wide Register. This Register is used to read/write value on port1/port2

→ core should be taken while writing masking should be used to ensure write to the desired pin

Ex: Writing 1 to Port4 using JOPIN

$$\text{JOPIN} = \text{J}00 \text{ PIN} (111)$$

### $\text{J}0 \times \text{SET}$

→ This is 32 bit wide Register. The Register is used to make pins of port4 / port1 as high

→ writing 1 to specific pin makes high, writing 0 has no effect.

### $\text{J}0 \times \text{DIR}$

→ This is a 32 bit wide Register, this Register individually controls the direction of each port pin

→ Setting a bit to '1' configures the corresponding pin as the output pin setting a bit '0' configures the corresponding pin as an I/P pin.

### \* T0 CLR

- This is a 32-bit word register
- This reg is used to make pin 9 port low
- writing 1 to 8th bit makes that pin low, writing 2010 has no effects

Ex: Configuring pin P0.4 as output then set the pin to low


$$T00DIP = 0x0000\ 0010;$$

$$T00CLR = (122A);$$

- Q1) With a neat diagram explain baud rate and bit rate.  
Explain the calculations.

### Baud rate and Bit rate

- \* Number of times line changed per second
- \* Let Baud rate be  $y$
- \* Let bits per line change be  $z$
- \* Bit rate =  $z$  bits per second
- \* Bit rate =  $x z$  baud rate in Example



- \* Baud rate defines the switching speed of a signal
- \* Baud rate defines the rate at which transmission takes place across a data line measured in bit/second

\* For binary two-level symbol rate, baud rate is equivalent to bit rate

1 bit + 1 symbol

$$1000 = \text{Baud rate}$$

$$\text{Bit rate} = 1000 \times 1 = 1000 \text{ bps}$$

Formula  $b = s \times h$

$b$  = Data Rate (bit per second)

$s$  = Symbol rate (Symbol/sec)

$n$  = number of bits per symbol

$$\boxed{n=1} \quad \text{Baud rate} = \text{Bit rate}$$

$$n=1 \quad \text{Bit rate} = s \times \text{Baud rate}$$

Q2 with neat diagram explain the working features of SPI protocol

- \* The serial peripheral interface (SPI) is a synchronous serial communication interfacing specification used for short distance communication primarily in embedded systems.
- \* SPI devices communicate in full duplex using a master slave architecture. Usually with the single master, the master device originates the frame for reading and writing multiplexed slave may be grouped through connection with individual chips which function called slave select.
- \* SPI is called a few wire serial bus controlling with slave, two, or more serial bus. In SPI only hi accuracy denoted as synchronous serial interface.


The SPI bus specifies four logic signals

SCLK :- serial clock (output from master)


MOSI :- Master out slave in (data from master)

MISO :- Master in slave out (data output from slave)


CS/SS :- chip / slave select



Q3) With wave frequency diagram explain CPOL & CPHA & CPOL usage in SPI



$CPHA = 1$



C<sub>POL</sub> determines the polarity of the clock. The protocols can be connected with a simple instruction.

C<sub>POL</sub>=0 is a clock which rolls up, and each cycle consists of a pulse of 1. That is the leading edge is the rising edge and the trailing edge is the falling edge.

C<sub>POL</sub>=1 is a clock which idles at L and each cycle consists of a pulse of 0. That is leading edge is a falling edge and trailing edge is the rising edge.

For C<sub>PHA</sub>=1 the ~~out~~ side changes the data on the leading edge of the clock cycle, which inside captured the data on the trailing edge of the clock cycle. The ~~out~~ side holds the data maintained until the leading edge of the following clock cycle. For the last cycle, the same holds the MISO line valid until the slave ~~out~~ side is selected. An alternative way of considering this is to say that a C<sub>PHA</sub>=1 configuration has a half cycle with clock asserted followed by half a cycle with the clock idle.

Q4) With the help of diagram explain the features of I<sub>2</sub>C & its working

→ \* Half Duplex Serial communication


\* Synchronous communication protocol

\* Only two common bus lines are required to control any device / IC on I<sub>2</sub>C bus

\* Data transfer speed can be adjusted by returning

\* Simple mechanism for validation of data transferred

I<sub>2</sub>C bus consists of two main logical clock line and serial data line. The data to be transferred is sent through the SDA line synchronised with the clock signal from SCL. All the devices / IC on the I<sub>2</sub>C bus are connected to common SCL / SDA lines.




Both I<sub>2</sub>C bus lines (SDA, SCL) are operated on open drain device. It means that any device on the I<sub>2</sub>C bus can pull down SDA and SCL lines but they can not drive them high. So a pull-up resistor is used for each bus line to keep them high by default.

The question for using an open drain system is that there is no chance of shorting between weight happening when one device tries to pull the bus high & some other tries to pull it low.

The question for using an open drain system is that

there is no chance of shorting between weight happening when one device tries to pull the bus high & some other tries to pull it low.





The devices are connected to the bus as categorised as either master or slaves. At any instant of time only a single master stays active on the bus & controls the SCL clock line & decides what operation is to be done on the SDA data line.

All the devices that responds to instruction from this master devices are slaves. At any instant of time only a single master stays active & decides what operation is to be done on the SDA data line.

All the devices that respond to instructions from this master devices are slaves for apparent two multiple slave device connected to the same bus, each slave device is physically

When a master device wants to transfer the data from a slave device it specifies this particular slave device address on the SDA line & then proceed with the same transfer. So effectively communication takes place b/w the master & a particular slave.

Q5) With neat diagram explain pullup and pulldown resistor



### Pullup Resistor

- \* A pullup resistor is used to establish an additional loop over the critical components while ensuring since that the voltage is well defined even when the Scotch is open.
- \* It is used to ensure that a Scotch is pulled to high logical level in the absence of an input signal. Pullup resistor with a fixed value is used to connect the vcc supply and a particular pin in digital circuit.


### Pulldown Resistor

- \* pulldown resistor is used to ensure that if up to the logic system still get expected logic and whenever the external device can disconnect one of high impedance.
- \* It ensures that the logic is at a defined low logic level. When there are no active connections with other device the pulldown register holds the logic signal low to zero volts when no other active device is connected.

26) With neat diagram explain the concept of arbitration in F2C

- \* F2C is designed for multi master purpose thus means that more than one device can initiate transfer.
- \* Bus arbitration occurs when two or more masters try to transfer at the same time.
- \* F2C bus was originally developed as a multi master bus. This means that more than one device initiating transfer can be active in the system.
- \* When using only one master on the bus there is no dual reservation of captured data except if a slave is not acknowledging or if there is a fault condition occurring in the SDA/SCL lines.

When MC1 issues a start condition & finds the address all slaves with listen if the address does not match the address of CPU2, this slave has to hold back any activity until the bus becomes idle again. Stop condition as long as two MCUs monitor conflict is going on the bus and as long as they are aware that a transaction is going on because that local issued command has not a stop then no problem.




Q7) What is clock stretching? Explain clock stretching in I<sub>2</sub>C.

→ Clock Stretching allows an I<sub>2</sub>C slave device to force the master device into a wait state. A slave device may perform clock stretching when it needs more time to manage data such as I<sub>2</sub>C data or prepare the transmit another byte of data. Clock stretching in I<sub>2</sub>C will can slow down communication by stretching SCL during an I<sub>2</sub>C bus access. Any I<sub>2</sub>C device on the bus may additionally hold down SCL to prevent it from again reading enabling them to slow down the SCL clock rate or to stop I<sub>2</sub>C communication for a while than also respond to an I<sub>2</sub>C synchronous operation.

In an I<sub>2</sub>C communication the master bus determines the clock speed with which master and slave frame synchronization exactly to predefined baud rate.

Q8) Explain the working of DB9 pins and how it is connected with the modem.




Pin	Signal	Signal name	DTE Signal direction
1	DCD	Data carrier detect	In
2	RxD	Receive data	In
3	TxD	Transmit data	out
4	DTR	Data terminal ready	out
5	GND	Ground	-
6	DSR	Data set ready	In
7	RTS	Request to send	out
8	CTS	Clear to send	In
9	PT	Ring indicator	In

### Handshaking protocol

A modem handshake is what occurs when the receiving modem answers the phone call and the two modems begin to communicate. Before anything happens the modems must evaluate the quality of line, negotiate used control protocol and data compression that they can both negotiate and consider what the best suitable connection speed should be based on the connection speed this process is called a handshake.

29) Explain RS232 connection with microcontroller



Several devices collects data from sensors & need to send it to another unit like a computer for further processing. Data transfer communication is generally done in two ways i.e. short and long distance. Opting local communication on the other hand has only one option data link transfer and its generally used for long distance communication. In fixed communication the data is sent as a burst at a time.

An important parameter considered while interfacing is the baud rate which is the speed at which data is transmitted. Usually microcontroller can be set to transfer and receive signal data at different baud rate using software instructions.

Q3) Explain the frame format in UART communication.

→ Baud rate: Baud rate in data transmission refers to the no of symbols transmitted per second. A symbol is a group of agreed no of bits.

Data framing: UART transmits data in packets. Each data packet may contain one start bit, 5 to 9 data bits, an optional parity bit and 1 or 2 stop bits.

Start	D0	D1	D2	D3	D4	D5	D6	D7	DB	Stop
-------	----	----	----	----	----	----	----	----	----	------

The UART retrieves the data from the data bus and this data are being sent by CPU memory or file.

The data transmission from the data bus to UART is in parallel mode.

UART adds the start bit parity bit and a stop bit to the data received from the data bus when transmitting a packet.

This data packet is generally transmitted to the receiving UART by the transmitter. The receiving program from UART reads the data bit by bit.

### Start bit:

When there is no data transmission, the UART transmission line is held at high voltage. To transmission acts as the start bit when the receiving UART detects such high low voltage transmission, it begins reading the data frame at the frequency of the baud rate.

### Data frame:

The data bits are usually 8 to 16 in number. The parity bit is used, it can be of bit long. In general, one bit of the data is transmitted first.

### Parity bit:

The parity bit is used to indicate the change in data during transmission. It is done for the change in the data. It is mismatched baud rate, Electromagnetic or long distance data transfer.

### Stop bit:

To mark the end of the data packet the sending UART drives the data transmission line from a low voltage to a high voltage for a minimum of two bit duration.

Q1) Explain the difference between in detail

- (a) Serial v/s parallel
- (b) Analog v/s digital
- (c) Synchronous v/s Asynchronous

Serial	Parallel
<ul style="list-style-type: none"><li>* data is transmitted bit after the bit in single line</li><li>* data congestion arises due to a low speed transmission</li><li>* Implementation of serial links is not an easy task</li><li>* No cross talk problem</li><li>* Bandwidth of serial link is much higher</li></ul>	<ul style="list-style-type: none"><li>* data is transmitted simultaneously through group of lines</li><li>* no data congestion</li><li>* high speed transmission</li><li>* parallel data lines carry easily implemented as hardware</li><li>* cross talk exists due to internal bus parallel lines</li><li>* the bandwidth of serial link much lower</li></ul>

Analog	Digital
<ul style="list-style-type: none"><li>* Transmitted modulated signal is analog in nature</li><li>* Amplitude frequency or phase variation in the transmitted signal represents message</li><li>* Noise immunity is poor for FDM</li><li>* FDM is used for multiplexing</li><li>* Analog modulation system are AM, FM, PM, PAM, DPCM</li></ul>	<ul style="list-style-type: none"><li>* Transmitted signal is digital i.e. form of digital pulse</li><li>* Amplitude width of transmitted pulse is transmitted pulses is transmitted in the form of code words</li><li>* Noise immunity is excellent</li><li>* TDM is used for multiplexing</li><li>* Digital modulation system are PSK, PN, PAM, DPCM.</li></ul>

## Synchronous

- \* Communicated in Real time
- \* handles interrupts in a clocking
- \* sends the data and receives the data on the same clock frequency.
- \* Fast
- \* There is no overhead of extra start & stop bit.
- \* uses constant time interval
- \* used in chat rooms, video conferencing

## Aysnchronous

- \* communicated in the real time
- \* Eliminates interrupts
- \* Sends the data & receives the data on different clock frequency.
- \* Slower
- \* uses start and stop bit
- \* uses windows @ regular time interval
- \* used in email.