

Examination paper for TTK4155 Industrial and Embedded Computer Systems Design

Academic contact during examination: Jo Arve Alfredsen

Phone: 90945805

Examination date: Saturday 2018-12-15

Examination time (from-to): 09:00 - 13:00

Permitted examination support material: D

Standard pocket calculator permitted.

Printed and handwritten material not permitted.

Other information:

Answers may be given in English or Norwegian

Read the text carefully. Each problem may have several questions.

Answers should be concise.

Exam counts 50% of final grade.

Language: English

Number of pages (front page excluded): 7

Number of pages enclosed: 0

Informasjon om trykking av eksamensoppgave

Originalen er:

1-sidig ☐ 2-sidig ☐

sort/hvit ☐ farger ☐

skal ha flervalgskjema ☐

Checked by:

Date

Signature

Problem 1. (50 %)

Tip: Read through all questions a) - d) to get an overview first.

- a. Figure 1 shows the diagram of the 16 bit Timer/Counter unit (T/C) of the Atmel AVR ATmega162 microcontroller. Assume that the system clock is driven by a 4.194304 MHz external crystal oscillator and that T/C 1 is set to normal mode and clocked (clk_{T1}) by the system clock with the prescaler set to 1024.

What value must be written to the output compare register OCR1A to generate an OC1A interrupt frequency of 4 Hz?

- b. Figure 2 shows the SJA1000 CAN controller which features an 8-bit multiplexed address/data parallel bus interface. The SJA1000 may be connected to the external bus interface of the ATmega162 from a) as a memory-mapped I/O device using the 8-bit address/data bus and the bus control signals $\overline{\text{ALE}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$ and $\overline{\text{CS}}$. Assume for now that there are no other memory-mapped devices connected and hence no need for an address decoder. Assign base address 0x8000 of the ATmega162's address space to the SJA1000. Also assume that a 5 V power supply is available for the chips as well as a 16 MHz crystal for the SJA1000.

Draw a schematic showing how the chips should be connected together. Use signal names given in Figures 2 and 5.

- c. Figure 3 shows the MAX3420E USB peripheral controller with SPI interface. The MAX3420E will be used to give the system from b) a USB interface that makes it possible to connect it to a PC.

Draw a schematic showing how the MAX3420E and the system from b) should be connected together. The complete system should get its power from the USB interface. Use signal names given in Figures 3 and 5.

- d. The embedded system from c) can now be employed as a CAN bus analyzer with a PC-interface, where the microcontroller monitors the CAN bus traffic and transmits the contents of CAN messages and other information to a PC application through the USB interface.

Use the T/C 1 output compare interrupt from a) to write a program in C/pseudo-code that calculates and transmits the CAN bus traffic load over the USB interface every 250 millisecond. CAN bus traffic load should be expressed as the number of CAN messages received per second. Assume that the SJA1000 generates one interrupt per received CAN message, and that you have the function *USB_SendCANLoad(float message_rate)* available to send the load value over the USB interface.

Problem 2. (50 %)

The hardware developed in Problem 1 can also serve as the basis for a CAN node operating in a distributed monitoring and control system. Assume that you are hired to design a temperature sensing CAN node that transmits CAN messages containing a temperature measurement every second. The temperature measurement is made possible by including the LMT01 temperature sensor described in Figure 4 to your design. The CAN node should also include a small embedded display. The device's detailed specifications are given below:

- The system should be built up around a microcontroller of type AVR ATmega162 as shown in Figure 5
 - The system should include the CAN and USB controllers as specified in Problem 1
 - The device should include LMT01 temperature sensors as described in Figure 4 that should be powered by digital output pin from the microcontroller and read by the T1 external clock input pin of T/C 1
 - The display features a parallel bus interface and operates as a purely memory-mapped I/O that can be accessed by writing/reading to/from a linear 1 kilobyte memory inside the display
 - A separate 5 V power supply is available in the CAN node
- a. Describe the system in terms of a *high-level* block diagram (a detailed circuit schematic not requested here). Read the specification above in detail, focus on identifying and drawing the individual function blocks/modules that together make up the system, and then indicate the interface between them using simple arrows and labels (no detailed bus/signal connections requested here). If deemed necessary, make your own reasonable assumptions that will make the system work as intended.
- b. Use the T/C 3 output compare interrupts A and B to time/trigger LMT01 sensor readings and sending of temperature measurements over the CAN bus (ISR(TIM3_COMPA_vect) and ISR(TIM3_COMPB_vect)). Furthermore, use T/C 1 to count the pulses from the LMT01 via the microcontroller's external clock input pin T1 (see Figures 1 and 5). Assume that the pulses are converted to 0-5 V logic pulses by means of a comparator.
Use C/pseudo-code and outline a program that reads temperatures and transmit them as CAN messages every second.
- c. Assume that the base address of the display should be put at 0x4000 and the CAN controller at 0x8000 as before. Show how you would organize the address space of the computer in the simplest possible way, and derive the associated decoding logic (remember that the 1280 lowest addresses (0x0000 - 0x04FF) of the ATmega162 are reserved).
- d. Draw and explain a circuit schematic that shows how the components of the system are connected together (the details can be limited to central signal lines, but the width of all buses and which ports/bit signals are connected to must be shown). Specify the circuits and signals you find necessary to add.




Figure 1. Diagram showing Timer/Counter 1 and 3 in the AVR ATmega162.

- In Timer/Counter n ($n = 1$ or 3), the TCNTn, OCRnA, OCRnB and ICRn registers are all 16 bit.
- The Timer/Counter can be driven by internal or external clock sources, either directly from the system clock, via a prescaled (divided) version of the system clock, or via a clock signal on pin Tn. The selectable prescaler values are 8, 64, 256 or 1024.
- In *Normal* mode, TCNTn increments by one for each clock pulse ($0x0000 \rightarrow 0x0001 \rightarrow \dots \rightarrow 0xFFFF \rightarrow 0x0000 \rightarrow \dots$). The interrupt signal TOVn (timer overflow) is generated every time the TCNTn overruns from $0xFFFF$ to $0x0000$.
- The ICRn (input capture register) is used in normal mode to capture/timestamp external events in terms of rising and falling edges on the ICPn pin or a trigger signal from the microcontroller's internal Analog Comparator unit. When a rising or falling edge is detected on the ICPn pin or comparator output, the current value of the timer register TCNTn gets loaded immediately into ICRn and the input capture interrupt signal ICFn is generated. The ICESn bit of the timer control register TCCRnB selects which edge of the ICPn pin signal triggers the capture (0 = falling edge, 1 = rising edge).
- The OCRnA and OCRnB are two output compare registers that are used to generate the interrupt signals OCnA and OCnB as well as waveforms on the OCnA and OCnB pins when the timer TCNTn matches their content.
- When Timer n is set to *Clear Timer on Compare (CTC) mode*, TCNTn will be cleared to zero when a match with the content of OCRnA is detected and the interrupt signal OCnA will be generated and the OCnA pin will be toggled.
- When Timer n is set to *Fast PWM mode*, TCNTn counts from BOTTOM ($0x0000$) to TOP and then restarts from BOTTOM again. TOP can be set to fixed values $0x00FF$, $0x01FF$, $0x03FF$ or the content of OCRnA or ICRn. The OCnx pin is set on a compare match between TCNTn and OCRnx, and cleared at TOP. A TOVn interrupt is generated when TCNTn rolls over from TOP to BOTTOM.




Figure 2. Diagram showing the SJA1000 CAN controller (CAN2.0B).

The SJA1000 features an 8-bit multiplexed address/data parallel bus interface (AD0-7) and a 256 byte internal address space containing CAN receive/transmit buffers as well as status and control registers. With the MODE-pin pulled high, the SJA1000 may be connected directly to the AVR ATmega162 external bus interface.

- ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are control signals controlling bus transactions with the host microcontroller
- $\overline{\text{INT}}$ is an active low interrupt signal which is generated by the CAN controller e.g. when a new CAN message is received
- CLKOUT is a clock output signal (not used here)
- $\overline{\text{RST}}$ is an active low reset signal
- TX and RX are CAN output and input signals that should be connected to a CAN transceiver
- XTAL1 and XTAL1 are terminals for a 16 MHz crystal
- V_{DD} and V_{SS} are 5 V power and ground, respectively





Figure 3. Diagram showing the MAX3420E USB 2.0 peripheral controller with SPI interface.

The MAX3420E includes endpoints 0-3 (EP0 IN/OUT (control), EP1 OUT (bulk or interrupt), EP2 IN (bulk or interrupt) and EP3 IN (bulk or interrupt)). The chip runs on a 3.3 V power supply and requires a voltage level converter to interface with 5 V logic devices.

- D+ and D- are the USB data signals
- MOSI, MISO, SCLK and \overline{SS} comprise the SPI interface
- INT is an interrupt signal with programmable polarity generated by the USB controller
- \overline{RES} is an active low reset signal
- GPIN and GPOUT are general purpose digital I/O signals
- GPX is a digital output signal indicating the USB state
- XI and XO are terminals for a 12 MHz crystal
- VBCOMP is a comparator input to detect valid USB power (V_{BUS})
- VCC and GND are 3.3 V power supply terminals, and VL are logic voltage level input (should be connect to VCC here)






Figure 5. Atmel AVR ATmega162.