

DSABigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=3t8dnxd9ysfo1d2

MESSAGESPublic Chat

NOTESShared Notes

USERS (33)

Pa

PAWANPREET K... (You)

Aj

Ajay Wadhwa

Aa

AASHMEET KAUR
Mobile

Ab

ABINASH TAHBILDAR

Ak

AKARSH SHUKLA

Ak

AKSHI ARYA

An

ANITA .

An

ANJALI .
Mobile

An

ANKUR KUMAR

An

ANMOL KAUR
Mobile

Ar

ARJASH PANDEY

Ar

ARSHDEEP SINGH

Av

AVINASH PANDEY

Br

BRAHMANAND MISH...

De

DEEPAK KUMAR
Mobile

Is

ISHMEET SINGH

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney-Serv... Hicks_and_Slaton_C... 10.1119@1.5144793... prev-ques-DE09_sol... C_o_D_R2.pdf FlipFlops_1.pdf

1 / 21 85%

Sequential Digital Circuits

- Sequential circuits are digital circuits in which the outputs depend not only on the current inputs, but also on the previous state of the output.
- They basic sequential circuit elements can be divided in two categories:
- Level-sensitive (Latches)
 - High-level sensitive
 - Low-level sensitive
- Edge-triggered (Flip-flops)
 - Rising (positive) edge triggered
 - Falling (negative) edge triggered
 - Dual-edge triggered

mxdb019239.rna1.blindsidenetworks.com is sharing your screen. Stop sharing Hide

1

Search 'Merge PDF'

Export PDF

Adobe Export PDF

Convert PDF Files to Word or Excel Online

Select PDF File

FlipFlops_1.pdf

Convert to

Microsoft Word (*.docx)

Document Language: English (U.S.) Change

Convert

Edit PDF

Convert, edit and e-sign PDF forms & agreements

Free 7-Day Trial

Type here to search

32°C Light rain 10:43 25-09-2021

MESSAGES

Public Chat

PAWANPREET ...

NOTES

Shared Notes

USERS (37)

SHIVANI ... (You)

Ajay Wadhwa

AASHMEET K... Mobile

ABINASH TAH...

AKARSH SHU...

AKSHI ARYA

ANITA.

ANJALI . Mobile

Ajay Wadhwa

DSA

FlipFlops, 1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney-Ser... Hicks_and_Slaton... 10.1119@1.51447... prev-ques-DE09_s... C_o_D_R2.pdf Flipflops, 1.pdf * flipflops2.pdf

2 / 21 85%

The Set/Reset (SR) Latch

The Set/Reset latch is the most basic unit of sequential digital circuits. It has two inputs (S and R) and two outputs Q and Q'. The two outputs must always be complementary, i.e. if Q is 0 then Q' must be 1, and vice-versa. The S input sets the Q output to a logic 1. The R input resets the Q output to a logic 0.

Circuit Diagram

Truth Table

S	R	Q+	Q'	Function
0	0	Q	Q'	Latch
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Illegal

Logic Symbol

2

MESSAGES

Public Chat

PAWANPREET KAUR

NOTES

Shared Notes

USERS (36)

SHIVANI NASHIER (You)

Ajay Wadhwa

AASHMEET KAUR
Mobile

ABINASH TAHBILDAR

AKARSH SHUKLA

AKSHI ARYA

ANITA.

ANJALI.
Mobile

DSA

Ajay Wadhwa ANKUR KUMAR

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney-Ser... Hicks_and_Slaton... 10.1119@1.51447... prev-ques-DE09_s... C_o_O_R2.pdf FlipFlops_1.pdf x flipflips2.pdf

3 / 21 85%

The Gated Set/Reset (SR) Latch

To be able to control when the S and R inputs of the SR latch can be applied to the latch and thus change the outputs, an extra input is used. This input is called the Enable. If the Enable is 0 then the S and R inputs have no effect on the outputs of the SR latch. If the Enable is 1 then the Gated SR latch behaves as a normal SR latch.

Circuit Diagram

Logic Symbol

Truth Table

EN	S	R	Q+
0	0	0	Q
0	0	1	Q
0	1	0	Q
0	1	1	Q
1	0	1	0
1	1	0	1
1	1	1	U

Truth Table

EN	S	R	Q+	Function
0	X	X		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

3

MESSAGES

Public Chat

Pa PAWANPREET KAUR

NOTES

Shared Notes

USERS (36)

Sh SHIVANI NASHIER (You)

Aj Ajay Wadhwa

Aa AASHMEET KAUR
Mobile

Ab ABINASH TAHBILDAR

Ak AKARSH SHUKLA

Ak AKSHI ARYA

An ANITA.

An ANJALI.
Mobile

Aj Ajay Wadhwa

DSA

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Pemney-Ser... Hicks_and_Slaton... 10.1119@1.51447... prev-ques-DE09_s... C_o_0_R2.pdf FlipFlops_1.pdf * flipflips2.pdf

4 / 21 85%

SR Latch :- Example

Complete the timing diagrams for :

(a) Simple SR Latch

(b) SR Latch with Enable input.

Assume that for both cases the Q output is initially at logic zero.

(a)

(b)

4

MESSAGES

Public Chat

PAWANPREET KAUR

NOTES

Shared Notes

USERS (36)

SHIVANI NASHIER (You)

Ajay Wadhwa

AASHMEET KAUR
Mobile

ABINASH TAHBILDAR

AKARSH SHUKLA

AKSHI ARYA

ANITA.

ANJALI.
Mobile

Ajay Wadhwa

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney-Ser... Hicks_and_Slaton... 10.1119@1.51447... prev-ques-DE09_s... C_o_D_R2.pdf FlipFlops_1.pdf fliflips2.pdf Sign In

5 / 21 85%

The Data (D) Latch

A problem with the SR latch is that the S and R inputs can not be at logic 1 at the same time. To ensure that this can not happen, the S and R inputs can be connected through an inverter. In this case the Q output is always the same as the input, and the latch is called the Data or D latch. The D latch is used in Registers and memory devices.

Circuit Diagram

Logic Symbol

Truth Table

EN	D	Q	Q+
0	0	0	Q
0	0	1	Q
0	1	0	Q
0	1	1	Q
1	0	0	0
1	1	1	1

5

MESSAGES

Public Chat

PAWANPREET KAUR

NOTES

Shared Notes

USERS (32)

SHIVANI NASHIER (You)

Ajay Wadhwa

AASHMEET KAUR Mobile

ABINASH TAHBILDAR

AKARSH SHUKLA

AKSHI ARYA

ANITA.

ANJALI. Mobile

DSA

Ajay Wadhwa

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

The JK Latch

Another way to ensure that the S and R inputs can not be at logic 1 simultaneously, is to cross connect the Q and Q' outputs with the S and R inputs through AND gates. The latch obtained is called the JK latch. In the J and K inputs are both 1 then the Q output will change state (Toggle) for as long as the Enable 1, thus the output will be unstable. This problem is avoided by ensuring that the Enable is at logic 1 only for a very short time, using edge detection circuits.

Circuit Diagram

Logic Symbol

Truth Table

EN	J	K	Q	Q'
0	X	X	X	Q
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Truth Table

EN	J	K	Q	Q'	Function
0	X	X			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

6

Activities Google Chrome Sep 25 11:45

DSA BigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=3t8dnxd9ysfo1d2

MESSAGES

Public Chat

Public Chat

Sh SHIVANI NASHIER

NOTES

Shared Notes

USERS (32)

Pa PAWANPREET K... (You)

Aj Ajay Wadhwa

Ab ABINASH TAHBILDAR

Ak AKARSH SHUKLA

Ak AKSHI ARYA

An ANITA .

An ANJALI .

An ANJALI . Mobile

An ANKUR KUMAR

An ANMOL KAUR Mobile

An ANSHUL GARG Mobile

Ar ARJASH PANDEY

Ar ARSHDEEP SINGH

Av AVINASH PANDEY

Br BRAHMANAND MISH...

De DEEPAK KUMAR Mobile

Public Chat

Sa SAMARJEET SINGH (offline) 10:58 AM
yes sir please change the day

Si SIMRAN JEET CHHABRA 10:58 AM
Thursday is fine

Ta TANUJ . 10:58 AM
repeat sir

Is ISHMEET SINGH (offline) 10:58 AM
clear h sir

Aa AASHMEET KAUR (offline) 10:59 AM
Yes sir clear

Ak AKARSH SHUKLA 11:00 AM
sab aa gaya sir

An ANJALI . 11:01 AM
Aa gya sir

Si SIMRAN JEET CHHABRA 11:01 AM
Yes sir clear hai

Aa AASHMEET KAUR (offline) 11:01 AM
Yes sir

Aj Ajay Wadhwa 11:27 AM
i ammon call.

Aj Ajay Wadhwa 11:27 AM
pl. wait

An ANJALI . 11:27 AM
Okay Sir

Pr PRATEEK BHARDWAJ 11:28 AM
Sir can we come any day other than Monday for checking of practical files. Monday we have lab till 1:00 pm and then GE class.

Send message to Public Chat

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf x flipflops2.pdf flip-flops3.pdf ? Sign In

Latches and Flip-Flops

- **Latches** are also called **transparent** or **level triggered** flip flops, because the change on the outputs will follow the changes of the inputs as long as the Enable input is set.
- **Edge triggered** flip flops are the flip flops that change there outputs only at the transition of the Enable input. The enable is called the Clock input.

7

Type here to search

32°C Light rain 11:45 25-09-2021

DSA

BigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=3t8dnxd9ysfo1d2

MESSAGES

Public Chat

SHIVANI NASHIER

NOTES

Shared Notes

USERS (31)

PAWANPREET K... (You)

Ajay Wadhwa

ABINASH TAHBILDAR

AKARSH SHUKLA

AKSHI ARYA

ANITA .

ANJALI .

ANKUR KUMAR

ANMOL KAUR

ANSHUL GARG

ARJASH PANDEY

ARSHDEEP SINGH

AVINASH PANDEY

BRAHMNAND MISH...

DEEPAK KUMAR

DSA

Ajay Wadhwa

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help



Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf x flipflips2.pdf flip-flops3.pdf Sign In

8 / 21 85%



Edge Detection Circuits

Edge detection circuits are used to detect the transition of the Enable from logic 0 to logic 1 (positive edge) or from logic 1 to logic 0 (negative edge). The operation of the edge detection circuits shown below is based on the fact that there is a time delay between the change of the input of a gate and the change at the output. This delay is in the order of a few nanoseconds. The Enable in this case is called the Clock (CLK)

Positive Edge Detection



Negative Edge Detection



8

Type here to search

32°C Light rain 11:47 25-09-2021

DSABigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=9mcsicedrvz1lr0w

MESSAGES

Public Chat1

Ajay Wadhwa

NOTES

Shared Notes

USERS (30)

Pa

PAWANPREET K...(You)

Aj

Ajay Wadhwa

Ab

ABINASH TAHBILDAR

Ak

AKARSH SHUKLA

Ak

AKSHI ARYA

An

ANITA.

An

ANJALI.

An

ANKUR KUMAR

An

ANMOL KAUR

Ar

ARJASH PANDEY

Ar

ARSHDEEP SINGH

Av

AVINASH PANDEY

Br

BRAHMANAND MISH...

De

DEEPAK KUMAR

Ka

KABIR SETHI

Lu

LUCKY UPADHAYAY

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf x flipflips2.pdf flip-flops3.pdf ? Sign In

9 / 21 85%

The JK Edge Triggered Flip Flop

The JK edge triggered flip flop can be obtained by inserting an edge detection circuit at the Enable (CLK) input of a JK latch. This ensures that the outputs of the flip flop will change only when the CLK changes (0 to 1 for +ve edge or 1 to 0 for -ve edge)

Positive Edge JK Flip Flop

CLK	J	K	Q _{n+1}	Function
0	X	X	Q	
1	0	0	Q	
1	0	1	0	
1	1	0	1	
1	1	1	Q'	

Logic Symbol

Negative Edge JK Flip Flop

CLK	J	K	Q _{n+1}	Function
1	X	X	Q	
0	0	0	Q	
0	0	1	0	
0	1	0	1	
0	1	1	Q'	

Logic Symbol

9

Type here to search

32°C Light rain 11:54 25-09-2021

DSABigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=9mcsicedrvz1lr0w

MESSAGES

Public Chat2

NOTES

Shared Notes

USERS (30)

PaPAWANPREET K...(You)

AjAjay Wadhwa

AbABINASH TAHBILDAR

AkAKARSH SHUKLA

AkAKSHI ARYA

AnANITA.

AnANJALI.

AnANKUR KUMAR

AnANMOL KAUR

ArARJASH PANDEY

ArARSHDEEP SINGH

AvAVINASH PANDEY

BrBRAHMANAND MISH...

DeDEEPAK KUMAR

KaKABIR SETHI

LuLUCKY UPADHAYAY

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)


File Edit View Sign Window Help


Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf * flipflips2.pdf flip-flops3.pdf Sign In

The D Edge Triggered Flip Flop


The D edge triggered flip flop can be obtained by connecting the J with the K inputs of a JK flip through an inverter as shown below. The D edge trigger can also be obtained by connecting the S with the R inputs of a SR edge triggered flip flop through an inverter.


Positive Edge D Flip Flop



Logic Symbol	CLK	D	Q _{n+1}	Function
	0	X	Q	
	↑	0	0	
	↑	1	1	

Negative Edge D Flip Flop



Logic Symbol	CLK	D	Q _{n+1}	Function
	0	X	Q	
	↓	0	0	
	↓	1	1	

10

Type here to search

32°C Light rain 12:01 25-09-2021

DSABigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=9mcsicedrvz1lr0w

MESSAGES

Public Chat4

Ajay Wadhwa

NOTES

Shared Notes

USERS (29)

PAWANPREET K...(You)

Ajay Wadhwa

ABINASH TAHBILDAR

AKSHI ARYA

ANITA.

ANJALI.

ANKUR KUMAR

ANMOL KAUR

ARJASH PANDEY

ARSHDEEP SINGH

AVINASH PANDEY

BRAHMANAND MISH...

DEEPAK KUMAR

KABIR SETHI

LUCKY UPADHAYAY

MONU CHAURASIYA

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help


Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf x flipflips2.pdf flip-flops3.pdf Sign In

12 / 21 85%

Flip Flops with asynchronous inputs (Preset and Clear)

Two extra inputs are often found on flip flops, that either clear or preset the output. These inputs are effective at any time, thus are called asynchronous. If the Clear is at logic 0 then the output is forced to 0, irrespective of the other normal inputs. If the Preset is at logic 0 then the output is forced to 1, irrespective of the other normal inputs. The preset and the clear inputs can not be 0 simultaneously. In the Preset and Clear are both 1 then the flip flop behaves according to its normal truth table.

Positive Edge JK Flip Flop with Preset and Clear



CLK	PR	CLR	J	K	Q _{n+1}	Function
0	0	0	X	X		
↑	0	1	X	X	1	
↑	1	0	X	X	0	
↑	1	1	0	0	Q	
↑	1	1	0	1	0	
↑	1	1	1	0	1	
↑	1	1	1	1	Q'	

12

Type here to search

32°C Light rain 12:05 25-09-2021

⚡ DSA

BigBlueButton - DSA

mxdb019239.rna1.blindsidenetworks.com/html5client/join?sessionToken=9mcsicedrvz1lr0w

Public Chat 6

Ajay Wadhwa

NOTES

Shared Notes

USERS (29)

Pa

PAWANPREET K...(You)

Aj

Ajay Wadhwa

Ab

ABINASH TAHBILDAR

Ak

AKARSH SHUKLA

Ak

AKSHI ARYA

An

ANITA .

An

ANJALI .
Mobile

An

ANKUR KUMAR

An

ANMOL KAUR
Mobile

Ar

ARJASH PANDEY

Ar

ARSHDEEP SINGH

Av

AVINASH PANDEY

Br

BRAHMANAND MISH...

De

DEEPAK KUMAR
Mobile

Ka

KABIR SETHI

Lu

LUCKY UPADHAYAY

FlipFlops_1.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools Paper-Penney... Hicks_and_Slat... 10.1119@1.51... prev-ques-DE... C_o_D_R2.pdf FlipFlops_1.pdf x flipflips2.pdf flip-flops3.pdf ? Sign In

13 / 21 85%

Data (D) Latch :- Example

Complete the timing diagrams for :
(a) D Latch
(b) JK Latch
Assume that for both cases the Q output is initially at logic zero.

(a)

Enable
Data (D)
Q

(b)

Enable
J
K
Q

13

Type here to search

32°C Light rain 12:08 25-09-2021