Chapter 7 :: Microarchitecture

Digital Design and Computer Architecture

David Money Harris and Sarah L. Harris



Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
 - Datapath: functional blocks
 - Control: control signals

Application Software	programs
Operating Systems	device drivers
Architecture	instructions registers
Micro- architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons

ELSEVIER

Microarchitecture

- Multiple implementations for a single architecture:
 - Single-cycle
 - Each instruction executes in a single cycle
 - Multicycle
 - Each instruction is broken up into a series of shorter steps
 - Pipelined
 - Each instruction is broken up into a series of steps
 - Multiple instructions execute at once.



Processor Performance

• Program execution time

Execution Time = (# instructions)(cycles/instruction)(seconds/cycle)

- Definitions:
 - Cycles/instruction = CPI
 - Seconds/cycle = clock period
 - 1/CPI = Instructions/cycle = IPC
- Challenge is to satisfy constraints of:
 - Cost
 - Power
 - Performance

ELSEVIER

MIPS Processor

- We consider a subset of MIPS instructions:
 - R-type instructions: and, or, add, sub, slt
 - Memory instructions: lw, sw
 - Branch instructions: beq
- Later consider adding addi and j




Architectural State

- Determines everything about a processor:
 - PC
 - 32 registers
 - Memory



MIPS State Elements



Copyright © 2007 Elsevier 7-<7>

Data Memory

```
library IEEE;
use IEEE.STD LOGIC 1164.all; use STD.TEXTIO.all;
use IEEE.STD LOGIC UNSIGNED.all; use IEEE.STD LOGIC ARITH.all;
                                                                        WE
entity dmem is - data memory
port (clk, we: in STD LOGIC;
                                                                        RD
a, wd: in STD LOGIC VECTOR (31 downto 0);
                                                                     Data
                                                                    Memory
rd: out STD LOGIC VECTOR (31 downto 0));
                                                                    WD
end;
architecture behave of dmem is
begin
process is
type ramtype is array (63 downto 0) of STD LOGIC VECTOR (31 downto 0);
variable mem: ramtype;
begin
- - read or write memory
loop
if clk'event and clk = '1' then
         if (we = '1') then mem (CONV INTEGER (a(7 downto 2))):= wd;
        end if;
end if;
rd <= mem (CONV INTEGER (a (7 downto 2)));
wait on clk, a;
end loop;
end process;
end;
```

RESETTABLE FLIP-FLOP

```
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
entity flopr is - - flip-flop with synchronous reset
generic (width: integer);
port ( clk, reset: in STD LOGIC;
                    in STD LOGIC VECTOR(width-1 downto 0);
                 out STD LOGIC VECTOR(width-1 downto 0));
        q:
end;
architecture asynchronous of flopr is
begin
process (clk, reset) begin
if reset = '1' then q <= CONV STD LOGIC VECTOR(0, width);
elsif clk'event and clk = '1' then
        q \le d;
end if;
end process;
end;
```

ELSEVIER

Single-Cycle MIPS Processor


- Datapath
- Control


ELSEVIER PROPERTY OF THE PROPE

Copyright © 2007 Elsevier 7-<10>

Single-Cycle Datapath: 1w fetch

- First consider executing lw
- **STEP 1:** Fetch instruction






ELSEVIER

7-<11>

Single-Cycle Datapath: 1w register read


• STEP 2: Read source operands from register file



ELSEVIER

Single-Cycle Datapath: 1w immediate

• **STEP 3:** Sign-extend the immediate




ELSEVIER

Copyright © 2007 Elsevier 7-<13>

Single-Cycle Datapath: 1w address

• **STEP 4:** Compute the memory address






Copyright © 2007 Elsevier 7-<14>

Single-Cycle Datapath: 1w memory read

• STEP 5: Read data from memory and write it back to register file




ELSEVIER

Copyright © 2007 Elsevier 7-<15>

Single-Cycle Datapath: 1w PC increment

• **STEP 6:** Determine the address of the next instruction




ELSEVIER

Copyright © 2007 Elsevier 7-<16>

Single-Cycle Datapath: SW

• Write data in rt to memory




op	rs	rt	imm	
6 bits	5 bits	5 bits	16 bits	-<17:



Single-Cycle Datapath: R-type instructions

- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)




op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits



Single-Cycle Datapath: beq

- Determine whether values in rs and rt are equal
- Calculate branch target address:

BTA = (sign-extended immediate << 2) + (PC+4)



ELSEVIER

Register File in VHDL (1)


```
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
entity regfile is - - three-port register file
port( clk: in STD LOGIC;
       we3: in STD LOGIC;
       ra1, ra2, wa3: in STD LOGIC VECTOR(4 downto 0);
       wd3: in STD LOGIC VECTOR(31 downto 0);
       rd1, rd2: out STD LOGIC VECTOR(31 downto 0));
end;
architecture behave of regfile is
type ramtype is array (31 downto 0) of STD LOGIC VECTOR (31 downto
  0);
signal mem: ramtype;
                                       WE3
                                            RD1
begin
                                            RD2
```

ELSEVIER

Register File in VHDL (2)


```
begin
- - three-ported register file
- - read two ports combinationally
- - write third port on rising edge of clock
process(clk) begin
   if clk'event and clk = '1' then
         if we3 = '1' then mem(CONV INTEGER(wa3)) <= wd3;
         end if:
   end if;
end process;
process (ra1, ra2) begin
   if (conv integer (ra1) = 0) then rd1 \le X"00000000";
 - register 0 holds 0
   else rd1 <= mem(CONV INTEGER (ra1));</pre>
   end if;
   if (conv integer(ra2) = 0) then rd2 \le X"00000000";
   else rd2 <= mem(CONV INTEGER(ra2));</pre>
   end if;
end process;
end;
```


Complete Single-Cycle Processor



ELSEVIER

Control Unit





F _{2:0}	Function
000	A & B
001	A B
010	A + B
011	not used
100	A & ~B
101	A ~B
110	A - B
111	SLT


Copyright © 2007 Elsevier 7-<23>



Control Unit: ALU Decoder

ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used


ALUOp _{1:0}	Funct	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010(slt)	111 (SLT)





Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000							
lw	100011							
SW	101011							
beq	000100							






Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01

Copyright © 2007 Elsevier 7-<26>




Single-Cycle Datapath Example: or



ELSEVIER

Extended Functionality: addi

No change to datapath



Control Unit: addi

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000							

Copyright © 2007 Elsevier 7-<29>




Control Unit: addi

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00

Copyright © 2007 Elsevier 7-<30>



Extended Functionality: j



Copyright © 2007 Elsevier 7-<31>



Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000100								

Copyright © 2007 Elsevier 7-<32>



Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000100	0	X	X	0	0	X	XX	1

Copyright © 2007 Elsevier 7-<33>



Review: Processor Performance


Program Execution Time

- = (# instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C



Single-Cycle Performance

• T_C is limited by the critical path (1w)



Copyright © 2007 Elsevier 7-<35>



Single-Cycle Performance

• Single-cycle critical path:

$$T_c = t_{pcq_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- In most implementations, limiting paths are:
 - memory, ALU, register file.
 - $T_c = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$



Multicycle MIPS Processor


- Single-cycle microarchitecture:
 - + simple
 - cycle time limited by longest instruction (lw)
 - two adders/ALUs and two memories
- Multicycle microarchitecture:
 - + higher clock speed
 - + simpler instructions run faster
 - + reuse expensive hardware on multiple cycles
 - sequencing overhead paid many times
- Same design steps: datapath & control

ELSEVIER

Copyright © 2007 Elsevier

Multicycle State Elements

- Replace Instruction and Data memories with a single unified memory
 - More realistic







Copyright © 2007 Elsevier 7-<44>

Multicycle Datapath: instruction fetch

- First consider executing lw
- **STEP 1:** Fetch instruction






Say W

Copyright © 2007 Elsevier 7-<45>


Multicycle Datapath: 1w register read





Copyright © 2007 Elsevier 7-<46>


Multicycle Datapath: 1w immediate



ELSEVIER PROPERTY OF THE PROPE

Copyright © 2007 Elsevier 7-<47>


Multicycle Datapath: 1w address



ELSEVIER

Copyright © 2007 Elsevier 7-<48>


Multicycle Datapath: 1w memory read



ELSEVIER ELSEVIER

Copyright © 2007 Elsevier 7-<49>


Multicycle Datapath: 1w write register



ELSEVIER

Copyright © 2007 Elsevier 7-<50>

Multicycle Datapath: increment PC




ELSEVIER

Copyright © 2007 Elsevier 7-<51>

Multicycle Datapath: sw

• Write data in rt to memory




ELSEVIER

Copyright © 2007 Elsevier 7-<52>

Multicycle Datapath: R-type Instructions

- Read from rs and rt
- Write *ALUResult* to register file
- Write to rd (instead of rt)






Copyright © 2007 Elsevier 7-<53>

Multicycle Datapath: beq

- Determine whether values in rs and rt are equal
- Calculate branch target address:


BTA = (sign-extended immediate << 2) + (PC+4)





Copyright © 2007 Elsevier 7-<54>


Complete Multicycle Processor



Copyright © 2007 Elsevier 7-<55>





Control Unit





Main Controller FSM: Fetch







ELSEVIER

Copyright © 2007 Elsevier 7-<57>

Main Controller FSM: Fetch






ELSEVIER

7-<58>


Copyright © 2007 Elsevier

Main Controller FSM: Decode



ELSEVIER


Main Controller FSM: Address Calculation



ELSEVIER

7-<60>


Main Controller FSM: Address Calculation



FISEVIER

Copyright © 2007 Elsevier 7-<61>


Main Controller FSM: 1w



ELSEVIER


Copyright © 2007 Elsevier

Main Controller FSM: SW






Main Controller FSM: R-Type






Main Controller FSM: beq






Complete Multicycle Controller FSM






Main Controller FSM: addi






Copyright © 2007 Elsevier

Main Controller FSM: addi






Extended Functionality: j



ELSEVIER

Copyright © 2007 Elsevier 7-<69>

Control FSM: j




ELSEVIER

Copyright © 2007 Elsevier

7-<70>

Control FSM: j





Copyright © 2007 Elsevier

Multicycle Performance

- Instructions take different number of cycles:
 - 3 cycles: beq, j
 - 4 cycles: R-Type, sw, addi
 - 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 11% branches
 - 2% jumps
 - 52% R-type


Average CPI = (0.11 + 0.02)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12



Multicycle Performance

• Multicycle critical path:

$$T_c =$$






Multicycle Performance


• Multicycle critical path:

$$T_c = t_{pcq} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$






Review: Single-Cycle MIPS Processor



Review: Multicycle MIPS Processor



Copyright © 2007 Elsevier 7-<81>



Pipelined MIPS Processor


- Temporal parallelism
- Divide single-cycle processor into 5 stages:
 - Fetch
 - Decode
 - Execute
 - Memory
 - Writeback
- Add pipeline registers between stages




Copyright © 2007 Elsevier

Single-Cycle vs. Pipelined Performance

Single-Cycle



Pipelined




ELSEVIER

7-<83>

Copyright © 2007 Elsevier


Pipelining Abstraction




Copyright © 2007 Elsevier 7-<84>



Single-Cycle and Pipelined Datapath








Corrected Pipelined Datapath


• WriteReg must arrive at the same time as Result



ELSEVIER

Copyright © 2007 Elsevier 7-<86>

Pipelined Control



Same control unit as single-cycle processor

Control delayed to proper pipeline stage


7-<87>

Pipeline Hazard

- Occurs when an instruction depends on results from previous instruction that hasn't completed.
- Types of hazards:
 - Data hazard: register value not written back to register file yet
 - Control hazard: next instruction not decided yet (caused by branches)



Data Hazard



Copyright © 2007 Elsevier 7-<89>




Handling Data Hazards

- Insert nops in code at compile time
- Rearrange code at compile time
- Forward data at run time
- Stall the processor at run time



Compile-Time Hazard Elimination


- Insert enough nops for result to be ready
- Or move independent useful instructions forward



ELSEVIER

7-<91>


Data Forwarding



Copyright © 2007 Elsevier 7-<92>



Data Forwarding



Copyright © 2007 Elsevier 7-<93>



Data Forwarding


- Forward to Execute stage from either:
 - Memory stage or
 - Writeback stage
- Forwarding logic for *ForwardAE*:

```
if ((rsE != 0) \text{ AND } (rsE == WriteRegM) \text{ AND } RegWriteM) then ForwardAE = 10 else if ((rsE != 0) \text{ AND } (rsE == WriteRegW) \text{ AND } RegWriteW) then ForwardAE = 01 else ForwardAE = 00
```

• Forwarding logic for *ForwardBE* same, but replace *rsE* with *rtE*

ELSEVIER


Stalling



Copyright © 2007 Elsevier 7-<95>




Stalling



ELSEVIER

Copyright © 2007 Elsevier 7-<96>

Stalling Hardware



Copyright © 2007 Elsevier 7-<97>



Stalling Hardware

• Stalling logic:

```
lwstall = ((rsD == rtE) \ OR \ (rtD == rtE)) \ AND \ MemtoRegE StallF = StallD = FlushE = lwstall
```

ELSEVIER


Control Hazards

- beq:
 - branch is not determined until the fourth stage of the pipeline
 - Instructions after the branch are fetched before branch occurs
 - These instructions must be flushed if the branch happens
- Branch misprediction penalty
 - number of instruction flushed when branch is taken
 - May be reduced by determining branch earlier




7-<99>

Control Hazards




ELSEVIER


Control Hazards: Original Pipeline



Control Hazards: Early Branch Resolution




Control Hazards with Early Branch Resolution



ELSEVIER

```
ForwardAD = (rsD !=0) AND (rsD == WriteRegM) AND RegWriteM ForwardBD = (rtD !=0) AND (rtD == WriteRegM) AND RegWriteM
```



Control Forwarding and Stalling Hardware

• Forwarding logic:

```
ForwardAD = (rsD !=0) AND (rsD == WriteRegM) AND RegWriteM ForwardBD = (rtD !=0) AND (rtD == WriteRegM) AND RegWriteM
```

• Stalling logic:

ELSEVIER

Branch Prediction

- Guess whether branch will be taken
 - Backward branches are usually taken (loops)
 - Perhaps consider history of whether branch was previously taken to improve the guess
- Good prediction reduces the fraction of branches requiring a flush



7-<106>

Pipelined Performance Example

- Ideally CPI = 1
- But need to handle stalling (caused by loads and branches)
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 11% branches
 - 2% jumps
 - 52% R-type
- Suppose:
 - 40% of loads used by next instruction
 - 25% of branches mispredicted
- What is the average CPI?



7-<107>

Pipelined Performance Example

• SPECINT2000 benchmark:

- 25% loads
- 10% stores
- 11% branches
- 2% jumps
- 52% R-type

• Suppose:

- 40% of loads used by next instruction
- 25% of branches mispredicted
- All jumps flush next instruction

What is the average CPI?

- Load/Branch CPI = 1 when no stalling, 2 when stalling. Thus,
- CPI_{lw} = 1(0.6) + 2(0.4) = 1.4
- $CPI_{beq} = 1(0.75) + 2(0.25) = 1.25$
- Thus,

Average CPI =
$$(0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1)$$



Pipelined Performance

• Pipelined processor critical path:

```
T_{c} = \max \left\{ t_{pcq} + t_{mem} + t_{setup} \\ 2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup}) \\ t_{pcq} + t_{mux} + t_{mux} + t_{ALU} + t_{setup} \\ t_{pcq} + t_{memwrite} + t_{setup} \\ 2(t_{pcq} + t_{mux} + t_{RFwrite}) \right\}
```



Pipelined Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{ m mem}$	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20
Equality comparator	t_{eq}	40
AND gate	$t_{ m AND}$	15
Memory write	$T_{ m memwrite}$	220
Register file write	$t_{RF\mathrm{write}}$	100 ps

$$T_c = 2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + t_{mux} + t_{setup})$$

= 2[150 + 25 + 40 + 15 + 25 + 20] ps = 550 ps



Pipelined Performance Example

- For a program with 100 billion instructions executing on a pipelined MIPS processor,
- CPI = 1.15
- $T_c = 550 \text{ ps}$

Execution Time = (# instructions) × CPI ×
$$T_c$$

= $(100 \times 10^9)(1.15)(550 \times 10^{-12})$
= 63 seconds

Processor	Execution Time (seconds)	Speedup (single-cycle is baseline)
Single-cycle	95	1
Multicycle	133	0.71
Pipelined	63	1.51




Review: Exceptions

- Unscheduled procedure call to the *exception handler*
- Casued by:
 - Hardware, also called an *interrupt*, e.g. keyboard
 - Software, also called *traps*, e.g. undefined instruction
- When exception occurs, the processor:
 - Records the cause of the exception (Cause register)
 - Jumps to the exception handler at instruction address 0x80000180
 - Returns to program (EPC register)



Copyright © 2007 Elsevier 7-<112>

Example Exception



words, we say the output Y is a function of the two inputs A and B where the function performed is A OR B.¶

The implementation of the combinational circuit is independent of its functionality. Figure 2.1, and Figure 2.2, show two possible implementa-

Copyright © 2007 Elsevier

7-<113>

Exception Registers

- Not part of the register file.
 - Cause
 - Records the cause of the exception
 - Coprocessor 0 register 13
 - EPC (Exception PC)
 - Records the PC where the exception occurred
 - Coprocessor 0 register 14
- Move from Coprocessor 0
 - mfc0 \$t0, Cause
 - Moves the contents of Cause into \$t0

mfc0

010000	00000	\$t0 (8)	Cause (13)	00000000000
31:26	25:21	20:16	15:11	10:0

ELSEVIER

Exception Causes


Exception	Cause
Hardware Interrupt	0x0000000
System Call	0x00000020
Breakpoint / Divide by 0	0x00000024
Undefined Instruction	0x00000028
Arithmetic Overflow	0x00000030

We extend the multicycle MIPS processor to handle the last two types of exceptions.

Copyright © 2007 Elsevier 7-<115>




Exception Hardware: EPC & Cause



ELSEVIER

Copyright © 2007 Elsevier 7-<116>

Exception Hardware: mfc0



ELSEVIER

Copyright © 2007 Elsevier 7-<117>

Control FSM with Exceptions

