





jr : PC = [rs]


R: opcode rs rt rd shamt funct














<< 2





<< 2



Instr	Op <sub>31:26</sub>	F <sub>5:0</sub>	RegWrite	RegDst	AluSrcA	AluSrcB	AluCtrl	Branch	MemWrite	MemtoReg	Jump
R-type	000000	Voir tab	1	01	0	00	Voir Tab	0	0	00	00
lw	100011	100000	1	00	0	01	100000	0	0	01	00
SW	101011	100000	0	XX	0	01	100000	0	1	XX	00
beq	000100	100010	0	XX	0	00	100010	1	0	XX	00
j	000010	XXXXXX	0	XX	X	XX	XXXXXX	X	0	XX	01
addi	001000	100000	1	00	0	01	100000	0	0	00	00
jr	000000	001000	0	XX	Χ	XX	XXXXXX	Х	0	XX	10
andi	001100	XXXXXX	1	00	0	10	100100	0	0	00	00
ori	001101	XXXXXX	1	00	0	10	100101	0	0	00	00
jal	000011	XXXXXX	1	10	Χ	XX	XXXXXX	X	0	11	01
lui	001111	XXXXXX	1	00	X	XX	XXXXXX	0	0	10	00
sll	000000	000000	1	01	X	00	000000	0	0	00	00
sltu	000000	101011	1	01	0	00	101011	0	0	00	00
slt	000000	101010	1	01	0	00	101010	0	0	00	00
indexIntAdr	010001	XXXXXX	1	01	1	00	100000	0	0	00	00