

# OEM PRODUCT DESIGN GUIDE NVIDIA Jetson TX1

## **Abstract**

This document contains recommendations and guidelines for Engineers to follow to create a product that is optimized to achieve the best performance from the common interfaces supported by the NVIDIA<sup>®</sup> Jetson™ TX1 System-on-Module (SoM).

This document provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to software release documentation for information on supported capabilities.



# Document Change History

| ALIC 2010 | Description   |
|-----------|---|
| AUG, 2016 | eDP   |
|           | - Corrected lane order of eDP connector in eDP connection example.  |
| NOV, 2016 | General   |
|           | - Moved Document Change History content that predated the Jetson TX1 module production release to Appendix G.   |
|           | Overview  |
|           | - Simplified table of supported IFs (added SDIO).   |
|           | <ul> <li>Updated main block diagram/notes to better reflect TX1 capabilities.</li> <li>Power</li> </ul>   |
|           | - Updated VIN PWR BAD# pin type in Pin Descriptions & Power/Power control tables  |
|           | - Corrected polarity of VIN_PWR_BAD# in Power & Control table description column.   |
|           | - Added note below Power & Control table for lower input (VDD_IN) voltage for better power efficiency.  |
|           | - Updated Power-Up/Down Sequence figures & added tables with timing relationships.  |
|           | <ul> <li>Added uncontrolled power-down case figure &amp; table.</li> <li>Added section on how to check that PMIC SV input rail is on after VIN PWR BAD# is low long enough to give carrier.</li> </ul>  |
|           | <ul> <li>Added section on how to check that PMIC 5V input rail is on after VIN_PWR_BAD# is low long enough to give carrier<br/>board time to power off critical rails.</li> </ul>   |
|           | <ul> <li>Updated effect of VIN_PWR_BAD# going active in Power Discharge section text.</li> </ul>  |
|           | - Updated Voltage monitor to correct supply powering monitor device.  |
|           | - Auto-Power-On: Corrected CHARGER_PRSNT# polarity in several instances. Also, reworded VDD_IN slew rate  |
|           | assumption in Discrete Circuit section.   |
|           | PADS  Added costion describing issue with C7 and internal pull ups at neuron an if rail is neuronal at 1.9V   |
|           | <ul> <li>Added section describing issue with CZ pad internal pull-ups at power-on if rail is powered at 1.8V.</li> <li>Added section on Schmitt Trigger mode usage.</li> </ul>  |
|           | - Added section listing Jetson TX1 pins pulled/driven high during power-on that could cause issues with devices not   |
|           | yet powered on the carrier board.   |
|           | Mechanical.   |
|           | - Updated mechanical figure & notes to match production release version of Jetson TX1 module.   |
|           | Design Checklist  |
|           | - Jeston TX1 Signal Terminations: Updated USB0_VBUS_DET to remove pull-up in parallel termination column.   |
| FEB, 2017 | References  Undeted "List of Polated Decuments" table to include more LIM/decign related decuments  |
|           | <ul> <li>Updated "List of Related Documents" table to include more HW design related documents</li> <li>General</li> </ul>  |
|           | - Updated Pin Description tables (in each I/F section & in Appendix E) to correct inconsistencies & to simplify Usage   |
|           | column contents   |
|           | Power   |
|           | - Updated CARRIER_PWR_ON pin type in Power & System & Jetson TX1 Connector (8x50) Pin Descriptions tables   |
|           | Fan  Added now costion covering the Fan control signals (FAN DWAA & FAN TACLI)  |
|           | - Added new section covering the Fan control signals (FAN_PWM & FAN_TACH)  PADS   |
|           | - Removed DC Characteristics section as this information is available in the Module Data Sheet  |
| MAY, 2017 | HDMI  |
| , 2011    | - Updated HDMI Connections figure to show RS series resistors & note below indicating they are required.  |
|           | <ul> <li>Updated HDMI Topology figure to clarify impedances per segment &amp; added note on RS being required.</li> </ul>   |
|           | - Updated routing guidelines table:   |
|           | <ul> <li>Removed SE impedance requirement &amp; updated note cell wording for trace impedance</li> </ul>  |
|           | <ul> <li>Added Connector Pin Via guidance</li> <li>Added example stack-up routing to Max # of vias requirement</li> </ul>   |
|           | <ul> <li>Added example stack-up routing to Max # of vias requirement</li> <li>Added more guidance to Topology section</li> </ul>  |
|           | Updated Choke/Trace requirements  |
|           | Updated ESD with more details about on-chip diode capability.  Updated BS position to product a supplier and the product that have a few positions and the product of the product that have a few positions and the product of the |
|           | Updated RS section to make mandatory, change to tunable value up to 60hms & added test details in note cell.  Updated HDML Signal Copp. table to show RS at end & required regardless of trace impedance.   |
|           | <ul> <li>Updated HDMI Signal Conn. table to show RS at end &amp; required regardless of trace impedance.</li> <li>Updated HDMI CEC to be Open-drain, 3.3V</li> </ul>  |
|           | I2S   |
|           | - Added note on recommended capacitor pads if Tegra is I2S slave and operated in edge_cntrl config 1  |
|           | I2C   |
|           | - Removed High-Speed (Hs) mode support  |
|           | SPI  Undated tanalogy figures and matching routing guidelines   |
|           | <ul> <li>Updated topology figures and matching routing guidelines</li> </ul>  |
|           |   |
|           | Pads  - Updated section with correct max drive (IOL/IOH that meet the VOL/VOH in the data sheet as well as a more   |



| Date        | Description  |  |  |  |  |  |  |  |
|-------------|--|--|--|--|--|--|--|--|
| JUN, 2017   | USB 3.0, PCIe, SATA, DP, HDMI  |  |  |  |  |  |  |  |
|             | - Updated Serpentine Guidelines to remove spacing between each turn requirement  |  |  |  |  |  |  |  |
|             | DP DP  |  |  |  |  |  |  |  |
|             | - Added Electrical Spec. section   |  |  |  |  |  |  |  |
|             | - Removed single-ended impedance requirement   |  |  |  |  |  |  |  |
|             | - Added requirement for via to via distance Pads   |  |  |  |  |  |  |  |
|             |  |  |  |  |  |  |  |  |
|             | Added caution if Schmitt Trigger mode is changed from default.  Mechanical  Mechanical   |  |  |  |  |  |  |  |
|             | - Removed section as this is covered in the Jetson TX1 Module Data Sheet.  |  |  |  |  |  |  |  |
| SEP, 2017   | Power  |  |  |  |  |  |  |  |
| 3LF, 2017   |  |  |  |  |  |  |  |  |
|             | - Added pull-up mention for CARRIER_PWR_ON and updated for RESET_OUT# & SLEEP# in Power & System Pin Descriptions (Table 5 & Table 90 in Appendix)         |  |  |  |  |  |  |  |
|             | - Updated Power Block diagram to show pull-ups on CARRIER_PWR_ON, POWER_BTN# & SLEEP# and  |  |  |  |  |  |  |  |
|             | CHARGER_PRSNT#   |  |  |  |  |  |  |  |
|             | - Added Deep Sleep (SC7) sequence  |  |  |  |  |  |  |  |
|             | USB 3.0  |  |  |  |  |  |  |  |
|             | - Added Electrical Spec section  |  |  |  |  |  |  |  |
|             | - Updated trace impedance  |  |  |  |  |  |  |  |
|             | - Added Trace Spacing for TX/RX non-interleaving section   |  |  |  |  |  |  |  |
|             | DSI/CSI guidelines   |  |  |  |  |  |  |  |
|             | - Updated max trace delay to include different lengths for 1.0 & 1.5 Gbps  |  |  |  |  |  |  |  |
|             | eDP/DG guidelines  |  |  |  |  |  |  |  |
|             | - Corrected max length (165mm instead of 215mm – Delays stay the same)   |  |  |  |  |  |  |  |
|             | HDMI   |  |  |  |  |  |  |  |
|             | - Added pre HDMI 1.4b max length/delay requirements  |  |  |  |  |  |  |  |
|             | 12C  |  |  |  |  |  |  |  |
|             | - Updated notes under I2C signal Connections table to use E_IO_HV, not OD or Open Drain.   |  |  |  |  |  |  |  |
|             | Checklist  |  |  |  |  |  |  |  |
|             | - Added CARRIER_PWR_ON and RESET_OUT# System Control section of Module Terminations  |  |  |  |  |  |  |  |
|             | - Corrected on-module termination for CHARGER_PRSNT#   |  |  |  |  |  |  |  |
| APR, 2018   | Power  |  |  |  |  |  |  |  |
|             | - Update "Main Power/Source Connections" figure to show the cap between the main power from DC Jack to GND.  |  |  |  |  |  |  |  |
|             | USB, PCIe & SATA   |  |  |  |  |  |  |  |
|             | - Updated order of USB 3.0, PCIe & SATA mapping tables to put Jetson TX1/TX2 compatible table first. Also updated text & notes associated with the tables. |  |  |  |  |  |  |  |
|             | CSI  |  |  |  |  |  |  |  |
|             |  |  |  |  |  |  |  |  |
|             | Updated intro paragraph to say three quad-lane camera streams are supported.  Wi-Fi / BT   |  |  |  |  |  |  |  |
|             | - Updated Antenna Requirements table to change from I-PEX to Hirose U.FL for the connectors used on the module & I-  |  |  |  |  |  |  |  |
|             | PEX MHF or Hirose U.FL female connectors as mating options.  |  |  |  |  |  |  |  |
| SEPT, 2018  | DSI  |  |  |  |  |  |  |  |
| 32. 1, 2010 |  |  |  |  |  |  |  |  |
|             | - Updated max trace delay units to match requirement.  |  |  |  |  |  |  |  |



# Table of Contents

| 1.0 INTRODUCTION                                    | 6  |
|---|----|
| 1.1 References                                      | 6  |
| 1.2 Abbreviations and Definitions                   | 6  |
| 2.0 JET SON TX1                                     | 7  |
| 2.1 Overview  | 7  |
| 3.0 POWER   | g  |
| 3.1 Jetson TX1 Power & Control                      |    |
| 3.2 Supply Allocation                               |    |
| 3.3 Main Power Sources/Supplies                     |    |
| 3.4 Power Sequencing                                | 11 |
| 3.5 Power Discharge                                 |    |
| 3.6 Power & Voltage Monitoring                      |    |
| 3.7 Deep Sleep (SC7)                                |    |
| 3.8 Optional Auto-Power-On Support                  |    |
| 4.0 GENERAL ROUTING GUIDELINES                      | 18 |
| 5.0 USB, PCIE & SATA                                | 20 |
| 5.1 USB   | 22 |
| 5.2 PEX (PCIe)                                      | 26 |
| 5.3 SATA  |    |
| 5.4 Gigabit Ethernet                                |    |
| 6.0 DISPLAY   |    |
| 6.1 MIPI DSI  |    |
| 6.2 eDP   |    |
| 6.3 HDMI / DP                                       |    |
| 7.0 MIPI CSI (VIDEO INPUT)                          |    |
| 8.0 SDIO/SDCARD/EMMC                                | 49 |
| 8.1 SD Card   | 49 |
| 9.0 AUDIO   | 52 |
| 10.0 WI-FI / BT (INTEGRATED)                        | 54 |
| 11.0 MISCELLA NEOUS INTERFACES                      | 55 |
| 11.1 I2C  | 55 |
| 11.2 SPI  |    |
| 11.3 UART   | 59 |
| 11.4 Fan  | 60 |
| 11.5 Debug & Test                                   |    |
| 11.6 Strapping Pins                                 | 63 |
| 12.0 PADS   | 65 |
| 12.1 Internal Pull-ups for CZ Type Pins at Power-on |    |
| 12.2 Schmitt Trigger Usage                          |    |
| 12.3 Pins Pulled/Driven High During Power-on        |    |
| 12.4 Pad Drive Strength                             |    |
| 13 O LINUSED INTEREACETERMINATIONS                  | 67 |



#### **DVIDIA**

| 13.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces |    |
|---|----|
| 13.2 Unused Special Function Interfaces                       | 67 |
| 14.0 DESIGN CHECKLIST   |    |
| 15.0 APPENDIX A: GENERAL LAYOUT GUIDELINES                    | 75 |
| 15.1 Overview   | 75 |
| 15.2 Via Guidelines   | 75 |
| 15.3 Connecting Vias  | 76 |
| 15.4 Trace Guidelines   |    |
| 16.0 APPENDIX B: STACK-UPS                                    |    |
| 16.1 Reference Design Stack-Ups                               | 78 |
| 17.0 A PPENDIX C: TRA NSMISSION LINE PRIMER                   | 79 |
| 17.1 Background   | 79 |
| 17.2 Physical Transmission Line Types                         |    |
| 17.3 Driver Characteristics                                   | 80 |
| 17.4 Receiver Characteristics                                 |    |
| 17.5 Transmission Lines & Reference Planes                    | 80 |
| 18.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY                    |    |
| 19.0 APPENDIX E: JETSON TX1 PIN DESCRIPTIONS                  | 84 |
| 20.0 APPENDIX F: PRELIMINARY DOCUMENT REVISION HISTORY        | 92 |
|   |    |



# 1.1 References

Refer to the documents or models listed in Table 1 for more information. Use the latest revision of all documents at all times.

Table 1. List of Related Documents

| Document   |
|--|
| Jetson TX1 Module Data Sheet                         |
| Tegra X1 (SoC) Technical Reference Manual            |
| Jetson TX1 Developer Kit Carrier Board Specification |
| Jetson TX1 Module Pinmux                             |
| Jetson TX1 Thermal Design Guide                      |
| Jetson TX1 Developer Kit Carrier Board Design Files  |
| Jetson TX1 Developer KIt Carrier Board BOM           |
| Jetson TX1 Developer Kit Camera Module Design Files  |
| Jetson TX1 Supported Component List                  |

# 1.2 Abbreviations and Definitions

Table 2 lists abbreviations that may be used throughout this document and their definitions.

Table 2. Abbreviations and Definitions

| Abbreviation | Definition  |
|--------------|---|
| BT           | Bluetooth   |
| CEC          | Consumer Electronic Control                         |
| DP           | Display Port  |
| DTV          | Digital Television                                  |
| eDP          | Embedded Display Port                               |
| eMMC         | Embedded MMC  |
| GNSS         | Global Navigation Satellite System                  |
| GPS          | Global Positioning System                           |
| HDMI         | High Definition Multimedia Interface                |
| I2C          | Inter IC  |
| 12S          | Inter IC Sound Interface                            |
| LCD          | Liquid Crystal Display                              |
| LDO          | Low Dropout (voltage regulator)                     |
| LPDDR4       | Low Power Double Data Rate DRAM, Fourth-generation  |
| PCIe (PEX)   | Peripheral Component Interconnect Express interface |
| PCM          | Pulse Code Modulation                               |
| PHY          | Physical Interface (i.e. USB PHY)                   |
| PMC          | Power Management Controller                         |
| PMU          | Power Management Unit                               |
| RF           | Radio Frequency                                     |
| RTC          | Real Time Clock                                     |
| SATA         | Serial "AT" Attachment interface                    |
| SDIO         | Secure Digital I/O Interface                        |
| SPI          | Serial Peripheral Interface                         |
| UART         | Universal Asynchronous Receiver-Transmitter         |
| USB          | Universal Serial Bus                                |
| Wi-Fi (WLAN) | Wireless Local Area Network                         |



#### 2.1 Overview

The Jetson TX1 resides at the center of the embedded system solution and includes:

- Power (PMIC/Regulators, etc.) - Gigabit Ethernet Controller

DRAM (LPDDR4) - Power Monitor
eMMC - Thermal Sensor

- Connects to 802.11ac Wi-Fi and Bluetooth enabled devices


In addition, a wide range of interfaces are available at the main connector for use on the carrier board as shown below.

Table 3. Jetson TX1 Interfaces

| Category     | Function                               | Category Function                   |                                      |  |  |
|--------------|--|-------------------------------------|--------------------------------------|--|--|
| LICD         | USB 2.0 Interface [3x]                 | LAN                                 | Gigabit Ethernet                     |  |  |
| USB          | USB 3.0 ( up to 3x) see note           | I2C                                 | 6x                                   |  |  |
| DCIa         | Control [2x] (shared Wake)             | UART                                | 3x                                   |  |  |
| PCIe         | PCIe (1x1 + 1x1/2/4) see note          | SPI                                 | 3x                                   |  |  |
| SATA         | 1x (see note)                          | Wi-Fi/BT/Modem                      | SDIO/PEX/UART/I2S, Control/handshake |  |  |
| Camera       | CSI (6 x2 or 3 x4), Control, Clock     | Touch                               | Touch Clock, Interrupt & Reset       |  |  |
|              | eDP/DP Interface                       | Sensor                              | Control & Interrupt                  |  |  |
| Display      | HDMI/DP Interface (w/CEC)              | Fan                                 | FAN PWM & Tach Input                 |  |  |
|              | DSI (2, x4), Display/Backlight Control | Debug                               | JTAG, UART                           |  |  |
| Audio        | I2S Interface (4x), Control & Clock    | System Power Control, Reset, alerts |                                      |  |  |
| SD Card/SDIO | SD Card & SDIO Interfaces              | Power                               | Main Input                           |  |  |

Notes: Some USB 3.0 or PCIe instances are shared. Refer to Chapter 5.0 USB, PCIe & SATA for details.

Figure 1. Jetson TX1 Block Diagram



Notes: 1. Some I/Fs are shown in multiple locations. See Table 3 for the total number of interfaces of each type.

- 2. USB 3.0, PCIe & SATA share lanes. Not all instances shown above can be brought out together. See the lane mapping configuration tables in Chapter 5.0 for details on lane sharing.
- 3. If SD\_CARD pins are not used for SD Card, they can be used for an additional SDIO interface.



## Table 4. Jetson TX1 Connector (8x50) Pin Out Matrix

|    | А                   | В                   | С            | D                  | E             | F               | G                | Н                  |
|----|---------------------|---------------------|--------------|--------------------|---------------|-----------------|------------------|--------------------|
| 1  | VDD IN              | VDD IN              | VDD IN       | RSVD               | FORCE RECOV#  | AUDIO MCLK      | I2SO SDIN        | I2SO LRCLK         |
| 2  | VDD IN              | VDD IN              | VDD IN       | RSVD               | SLEEP#        | GPIO19 AUD RST  | I2SO CLK         | I2SO SDOUT         |
| 3  | GND                 | GND                 | GND          | RSVD               | SPIO CLK      | SPIO CSO#       | GND              | GPIO20 AUD INT     |
| 4  | GND                 | GND                 | GND          | RSVD               | SPIO MISO     | SPIO MOSI       | RSVD             | RSVD               |
|    | RSVD                | RSVD                | RSVD         | RSVD               | I2S3 SDIN     | I2S3 LRCLK      | I2S2 CLK         | I2S2 LRCLK         |
| 6  | I2C PM CLK          | I2C PM DAT          | I2C CAM CLK  | I2C CAM DAT        | 12S3_SBIIV    | I2S3 SDOUT      | I2S2_CER         | I2S2_ERCER         |
| 7  | CHARGING#           | CARRIER STBY#       | BATLOW#      | GPIO5_CAM_FLASH_EN |               | GPIO1 CAM1 PWR# | GPIO4 CAM STROBE | GPIO3 CAM1 RST#    |
| 8  |                     | VIN PWR BAD#        | RSVD         | RSVD               | RSVD          | CAM1 MCLK       | GPIO0 CAM0 PWR#  | GPIO2 CAM0 RST#    |
| 9  | GPIO15_AP2MDM_READY | GPIO17 MDM2AP READY | RSVD         | UART1 TX           | UART1 RTS#    | CAMO MCLK       | UART3 CTS#       | UART3 RX           |
|    |                     | GPIO18_MDM_COLDBOOT | RSVD         | UART1 RX           | UART1 CTS#    | GND             | UART3 RTS#       | UART3 TX           |
|    | RSVD                | JTAG TCK            | RSVD         | RSVD               | RSVD          | RSVD            | UARTO RTS#       | UARTO CTS#         |
| 12 | JTAG_TMS            | JTAG TDI            | RSVD         | RSVD               | RSVD          | RSVD            | UARTO RX         | UARTO TX           |
| 13 | JTAG TDO            | JTAG GP0            | RSVD         | I2S1 LRCLK         | SPI1 CS1#     | SPI1 MOSI       | SPI1 CLK         | GPIO8 ALS PROX INT |
| 14 | JTAG RTCK           | GND                 | I2S1 SDIN    | I2S1 SDOUT         | SPI1 CSO#     | SPI1 MISO       | GPIO9 MOTION INT | SPI2 CLK           |
| 15 | UART2 CTS#          | UART2 RX            | 12S1 CLK     | I2C GPO DAT        | I2C GPO CLK   | GND             | SPI2 MOSI        | SPI2 MISO          |
| 16 | UART2 RTS#          | UART2 TX            | FAN PWM      | RSVD               | RSVD          | SPI2 CS1#       | SPI2 CSO#        | SDCARD PWR EN      |
| 17 | USBO EN OC#         | FAN TACH            | RSVD         | RSVD               | RSVD          | SDCARD CD#      | GND              | SDCARD D1          |
| 18 | USB1 EN OC#         | RSVD                | RSVD         | RSVD               | RSVD          | SDCARD D3       | SDCARD CLK       | SDCARD DO          |
|    | RSVD                | GPIO11_AP_WAKE_BT   | RSVD         | RSVD               | GND           | SDCARD D2       | SDCARD CMD       | GND                |
| 20 | I2C GP1 DAT         | GPIO10_WIFI_WAKE_AP | RSVD         | GND                | CSI5 D1-      | SDCARD WP       | GND              | CSI4 D1-           |
| 21 | I2C GP1 CLK         | GPIO12 BT EN        | GND          | CSI5 CLK-          | CSI5 D1+      | GND             | CSI4 CLK-        | CSI4 D1+           |
| 22 | GPIO EXP1 INT       | GPIO13_BT_WAKE_AP   | CSI5 DO-     | CSI5_CLK+          | GND           | CSI4 DO-        | CSI4 CLK+        | GND                |
| 23 | GPIO EXPO INT       | GPIO7 TOUCH RST     | CSI5 D0+     | GND                | CSI3 D1-      | CSI4 D0+        | GND              | CSI2 D1-           |
|    | RSVD                | TOUCH CLK           | GND          | CSI3 CLK-          | CSI3 D1+      | GND             | CSI2_CLK-        | CSI2_D1+           |
| 25 | LCD TE              | GPIO6 TOUCH INT     | CSI3 DO-     | CSI3 CLK+          | GND           | CSI2 DO-        | CSI2 CLK+        | GND                |
| _  | RSVD                | LCD VDD EN          | CSI3 D0+     | GND                | CSI1 D1-      | CSI2 D0+        | GND              | CSIO D1-           |
| 27 | RSVD                | LCD0 BKLT PWM       | GND          | CSI1 CLK-          | CSI1 D1+      | GND             | CSIO CLK-        | CSIO D1+           |
| 28 | GND                 | LCD BKLT EN         | CSI1 D0-     | CSI1 CLK+          | GND           | CSIO DO-        | CSIO_CLK+        | GND                |
| 29 | SDIO RST#           | SDIO CMD            | CSI1 D0+     | GND                | DSI3 D1+      | CSIO DO+        | GND              | DSI2 D1+           |
| 30 | SDIO D3             | SDIO CLK            | GND          | RSVD               | DSI3 D1-      | GND             | DSI2 CLK+        | DSI2 D1-           |
|    | SDIO D2             | GND                 | DSI3 D0+     | RSVD               | GND           | DSI2 D0+        | DSI2 CLK-        | GND                |
| 32 | SDIO D1             | SDIO DO             | DSI3 DO-     | GND                | DSI1 D1+      | DSI2 DO-        | GND              | DSIO D1+           |
|    | DP1 HPD             | HDMI CEC            | GND          | RSVD               | DSI1 D1-      | GND             | DSIO CLK+        | DSIO D1-           |
| 34 | DP1 AUX CH-         | DP0_AUX_CH-         | DSI1 D0+     | RSVD               | GND           | DSIO DO+        | DSIO CLK-        | GND                |
|    | DP1 AUX CH+         | DPO AUX CH+         | DSI1 D0-     | GND                | DP1 TX3-      | DSIO DO-        | GND              | DP0 TX3-           |
| 36 | USBO OTG ID         | DPO HPD             | GND          | DP1 TX2-           | DP1 TX3+      | GND             | DP0 TX2-         | DP0 TX3+           |
| 37 | GND                 | USBO VBUS DET       | DP1 TX1-     | DP1 TX2+           | GND           | DPO TX1-        | DP0 TX2+         | GND                |
| 38 | USB1 D+             | GND                 | DP1 TX1+     | GND                | DP1 TX0-      | DP0 TX1+        | GND              | DP0 TX0-           |
| 39 | USB1 D-             | USB0 D+             | GND          | PEX RFU TX+        | DP1 TX0+      | GND             | PEX RFU RX+      | DP0 TX0+           |
| 40 | GND                 | USBO_D-             | PEX2_TX+     | PEX_RFU_TX-        | GND           | PEX2_RX+        | PEX_RFU_RX-      | GND                |
| 41 | RSVD                | GND                 | PEX2_TX-     | GND                | PEX1 TX+      | PEX2 RX-        | GND              | PEX1 RX+           |
| 42 | RSVD                | USB2_D+             | GND          | USB_SS1_TX+        | PEX1_TX-      | GND             | USB_SS1_RX+      | PEX1_RX-           |
| 43 | GND                 | USB2 D-             | USB SS0 TX+  | USB SS1 TX-        | GND           | USB SSO RX+     | USB SS1 RX-      | GND                |
|    | PEXO_REFCLK+        | GND                 | USB_SSO_TX-  | GND                | PEX0_TX+      | USB_SSO_RX-     | GND              | PEXO_RX+           |
|    | PEXO_REFCLK-        | PEX1_REFCLK+        | GND          | SATA_TX+           | PEXO_TX-      | GND             | SATA_RX+         | PEXO_RX-           |
|    | RESET OUT#          | PEX1 REFCLK-        | RSVD         | SATA TX-           | GND           | GBE LINK1000#   | SATA RX-         | GND                |
|    | RESET_IN#           | GND                 | PEX1_CLKREQ# | RSVD               | GBE_LINK_ACT# | GBE_MDI1+       | GND              | GBE_MDI3+          |
|    |                     | RSVD                | PEXO_CLKREQ# | PEX_WAKE#          | GBE_MDI0+     | GBE_MDI1-       | GBE_MDI2+        | GBE_MDI3-          |
|    | CHARGER_PRSNT#      | RSVD                | PEXO_RST#    | RSVD               | GBE_MDI0-     | GND             | GBE_MDI2-        | GND                |
| 50 | VDD_RTC             | POWER_BTN#          | RSVD         | RSVD               | PEX1_RST#     | GBE_LINK100#    | GND              | RSVD               |



Notes: - RSVD (Reserved) pins on Jetson TX1 must be left unconnected.

- Signals starting with "GPIO\_" are standard GPIOs that have been assigned recommended usages. If the assigned usage is required in a design it is recommended the matching GPIO be used. If the assigned usage is not required, the pins may be used as GPIOs for other purposes.



**Caution** 

Jetson TX1 is not hot-pluggable. Before installing or removing the module, the main power supply (to VDD\_IN pins) must be disconnected and adequate time (recommended > 1 minute) allowed for the various power rails to fully discharge.

Table 5. Jetson TX1 Power & System Pin Descriptions


| Pin# | Jetson TX1 Pin<br>Name | Tegra X1 Signal | Usage/Description  | Direction                                    | Pin Type |                                    |
|------|------------------------|-----------------|--|--|----------|------------------------------------|
| A1   | VDD_IN                 |                 |  |  |          |                                    |
| A2   | VDD_IN                 |                 |  |  |          |                                    |
| B1   | VDD_IN                 |                 | Main review Consilies DMIC Contempolaries  | Main DC innut                                | la acce  | 5.5V-19.6V                         |
| B2   | VDD_IN                 | ]-              | Main power – Supplies PMIC & external supplies   | Main DC input                                | Input    | 5.57-19.67                         |
| C1   | VDD_IN                 |                 |  |  |          |                                    |
| C2   | VDD_IN                 |                 |  |  |          |                                    |
| C7   | BATLOW#                | LCD_GPIO1       | Battery Low (PMIC GPIO)  |  | Input    | CMOS – 1.8V                        |
| A48  | CARRIER_PWR_ON         | -               | Carrier Power On. Used as part of the power up sequence. The module asserts this signal when it is safe for the carrier board to power up. A $10k\Omega$ pull-up to VDD_3V3_SYS is present on the module.  |  | Output   | Open-Collector,<br>3.3V            |
| В7   | CARRIER_STBY#          | SOC_PWR_REQ     | Carrier Board Standby: The module drives this signal low when it is in the standby power state.  | Sustan                                       | Output   | CMOS-1.8V                          |
| A49  | CHARGER_PRSNT#         | (PMIC ACOK)     | Charger Present. Connected on module to PMIC ACOK. PMIC ACOK has $100 \mathrm{k}\Omega$ pull-up internally to MBATT (VDD_5V0_SYS). Can optionally be used to support autopower-on where the module platform will power-on when the main power source is connected instead of waiting for a power button press. | System                                       | Input    | MBATT level – 5.0V<br>(see note 2) |
| A7   | CHARGING#              | BUTTON_VOL_DOWN | Charger Interrupt  |  | Input    | CMOS-1.8V                          |
| E1   | FORCE_RECOV#           | BUTTON_VOL_UP   | Force Recovery strap pin   |  | Input    | CMOS-1.8V                          |
| B50  | POWER_BTN#             | BUTTON_PWR_ON   | Power Button. Used to initiate a system power-on. Connected to PMIC EN0 which has internal $10K\Omega$ Pull-up to VDD_5V0_SYS. Also connected to Tegra POWER_ON pin through Diode with $100k\Omega$ pull-up to VDD_1V8_AP near Tegra.  |  | Input    | CMOS – 5.0V (see<br>note 2)        |
| A47  | RESET_IN#              | (PMIC NRST_IO)  | Reset In. System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to initiate full system reset (i.e. RESET button). A pullup is present on module.   | System                                       | Bidir    | Open Drain, 1.8V                   |
| A46  | RESET_OUT#             | SYS_RESET_N     | Reset Out. Reset from PMIC (through diodes) to Tegra & eMMC reset pins. Driven from carrier board to force reset of Tegra & eMMC (not PMIC). An external $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode (PMIC side).        |  | Bidir    | CMOS – 1.8V                        |
| E2   | SLEEP#                 | BUTTON_SLIDE_SW | Sleep Request to the module from the carrier board. An internal Tegra pull-up is present on the signal.  | Sleep (VOL DOWN)<br>button                   | Input    | CMOS – 1.8V (see<br>note 2)        |
| B8   | VIN_PWR_BAD#           | -               | VDD_IN Power Bad. Carrier board indication to the module that the VDD_IN power is not valid. Carrier board should deassert this (drive high) only when VDD_IN has reached its required voltage level and is stable. This prevents Tegra from powering up until the VDD_IN power is stable.                     | System                                       | Input    | CMOS – 5.0V                        |
| A50  | VDD_RTC                | (PMIC BBATT)    | Real-Time-Clock. Optionally used to provide back-up power for RTC. Connects to Lithium Cell or super capacitor on Carrier Board. PMIC is supply when charging cap or coin cell. Super cap or coin cell is source when system is disconnected from power.   | Battery Back-up<br>using Super-<br>capacitor | Bidir    | 1.65V-5.5V                         |

Note:

- 1. Power efficiency is higher when the input voltage is lower, such as 9V or 12V. At very low voltages (close to the 5.5V minimum), the power supported by some of the supplies may be reduced.
- 2. These pins are handled as Open-Drain on the carrier board.



Figure 2. Power Block Diagram



# 3.1 Jetson TX1 Power & Control

# 3.2 Supply Allocation

Table 6 Jetson TX1 Internal Power Subsystem Allocation

| Power Rails            | Usage  | (V)       | Power Supply   | Source           |
|------------------------|--|-----------|----------------|------------------|
| VDD_5V0_SYS            | Supplies switchers & load switches that in turn power various devices on Jetson TX1. | 5.0       | 5V DC-DC       | VDD_IN           |
| VDD_3V3_SYS            | Supplies LDOs & load switches that in turn power the various devices on Jetson TX1.  | 3.3       | 3.3V DC-DC     | VDD_IN           |
| VDD_CPU                | Tegra CPU  | 1.0 (Var) | OpenVREG       | VDD_5V0_SYS      |
| VDD_GPU                | Tegra GPU  | 1.0 (Var) | OpenVREG       | VDD_5V0_SYS      |
| VDD_SOC (CORE)         | Tegra SOC  | 1.1 (Var) | PMU Switcher 0 | VDD_5V0_SYS      |
| VDD_DDR_1V1            | LPDDR4   | 1.1       | PMU Switcher 1 | VDD_5V0_SYS      |
| VDD_PRE_REG_1V35       | Source for some PMU LDO inputs   | 1.35      | PMU Switcher 2 | VDD_5V0_SYS      |
| VDD_1V8                | Tegra, eMMC, Wi-Fi   | 1.8       | PMU Switcher 3 | VDD_5V0_SYS      |
| AVDD_DSI_CSI_1V2       | Tegra CSI & DSI  | 1.2       | PMU LDO 0      | VDD_PRE_REG_1V35 |
| VDDIO_SDMMC_AP         | Tegra SDMMC  | 1.8/2.8   | PMULDO 2       | VDD_3V3_SYS      |
| VDD_RTC (See note)     | Tegra Real Time Clock/Always-on Rail   | 0.9 (Var) | PMULDO 4       | VDD_5V0_SYS      |
| AVDD_1V05_PLL          | Tegra PLLs   | 1.05      | PMULDO 7       | VDD_PRE_REG_1V35 |
| AVDD_SATA_HDMI_DP_1V05 | Tegra SATA & HDMI  | 1.05      | PMULDO 8       | VDD_PRE_REG_1V35 |
| VDD_PEX_1V05           | Tegra PEX / USB 3.0  | 1.05      | LDO            | VDD_1V8          |
| VDD_1V8_PLL_UTMIP      | Tegra USB PLL  | 1.8       | Load Switch    | VDD_1V8          |
| AVDD_IO_EDP_1V05       | Tegra EDP  | 1.05      | Load Switch    | AVDD_1V05_PLL    |
| VDD_3V3_SLP            | 3.3V peripheral rail – Off in Deep Sleep   | 3.3       | Load Switch    | VDD_3V3_SYS      |
| VDD_1V8_COM            | Wi-Fi/BT   | 1.8       | Load Switch    | VDD_1V8          |


**Note:** This is the Tegra X1 supply, and should not be confused with the Jetson TX1 VDD\_RTC pin which is the supply that connects to the PMIC BBATT pin to keep the Real-Time Clock powered.



# 3.3 Main Power Sources/Supplies

The figure below shows the power connections used on the Jetson TX1 carrier board, including the DC Jack (connects to the 5.5V-19.6V AC/DC adapter, and the main 5.0V, 3.3V and 1.8V supplies. Also shown are the power control signals that are used to enable these supplies, or are used to communicate power sequence information to the Jetson TX1 or other circuitry on the carrier board (i.e. discharge circuits).

Figure 3. Main Power Source/Supply Connections



**Note** The figure above is a high-level representation of the connections involved. Refer to the carrier board reference design for details.

# 3.4 Power Sequencing


In order to ensure reliable and consistent power up sequencing, VIN\_PWR\_BAD#, CARRIER\_PWR\_ON, and RESET\_OUT# are implemented on the Jetson TX1 connector. The VIN\_PWR\_BAD# signal is generated by the carrier board and passed to Jetson TX1 to keep it powered off until the VDD\_IN supply is stable and it is possible to power up any standby circuits on the Jetson TX1. This signal prevents the Jetson TX1 from powering up prematurely before the carrier board has charged up its decoupling capacitors and power to the Jetson TX1 is stable.

As can be seen in the power up sequence below, the Jetson TX1 is powered before the main carrier board circuits. The CARRIER\_PWR\_ON signal is generated by Jetson TX1 and passed to the carrier board to indicate that the Jetson TX1 is powered up and that the power up sequence for the carrier board circuits can begin.

After a period sufficient to allow the carrier board circuits to power up, the RESET\_OUT# is de-asserted.



#### Figure 4. Power Up Sequence



Note:

- 1. The 1.8V supply on the carrier board associated with MPIO pins common to Jetson TX1 must not be enabled unless the Jetson TX1 main 1.8V rail is on. In addition, the carrier board should keep RESET\_OUT# low until this 1.8V supply is valid. On the P2597, this is accomplished by connecting the VDD 1V8 supply PGOOD signal to RESET\_OUT#.
- 2. Inactive when both PMIC Reset is inactive (high) & VDD 1V8 PGOOD is active (high)
- 3. During run time if any Jetson TX1 I/O rail is switched OFF or ON, the following sequences should be performed. Violating these sequences will result in extra in-rush current during the rail transition.
  - OFF Sequence: The associated NO\_IOPOWER bit in the PMCAPBDEV\_PMC\_NO\_IOPOWER\_0 register must be enabled before the I/O Rail is powered OFF
  - ON Sequence. After an I/O Rail is powered ON, the associated NO\_IOPOWER bit in the PMC APBDEV\_PMC\_NO\_IOPOWER\_0 register needs to be cleared to the "disable" state

Table 7. Power Up Sequence Timing Relationships

| Timing           | Parameter   | Min | Тур       | Max | Units | Notes |
|------------------|---|-----|-----------|-----|-------|-------|
| t <sub>1-2</sub> | VDD_IN On to POWER_BTN# Pull-up (PMIC) active               |     | 8.8       |     | ms    | 1     |
| t <sub>1-3</sub> | VDD_IN On to VIN_PWR_BAD# inactive                          |     | 54        |     | ms    | 2     |
| t <sub>3-4</sub> | VIN_PWR_BAD# inactive to POWER_BTN# active                  | 0   | See Notes |     | ms    | 3     |
| t <sub>4-5</sub> | POWER_BTN# active time                                      | 50  |           |     | ms    | 3     |
| t <sub>4-6</sub> | POWER_BTN# active to CARRIER_PWR_ON active                  |     | 38.6      |     | ms    |       |
| t <sub>5-6</sub> | Jetson TX1 System Power On to CARRIER_PWR_ON                |     | 8         |     | ms    |       |
| t <sub>6-7</sub> | CARRIER_PWR_ON active to Carrier Board System Power Enabled | 0   | 6.6       |     | ms    | 4     |
| t <sub>6-8</sub> | CARRIER_PWR_ON to On-Module PMIC Reset Inactive             |     | 77.4      |     | ms    | 5     |
|                  | RESET_IN# active time                                       | 50  |           |     | ms    | 6     |

Note:

- 1. Measured from VDD\_IN ramp start to POWER\_BTN# ramp start. Carrier board dependent.
- 2. Typical value using NVIDIA P2597, measured from VDD\_IN ramp start to VIN\_PWR\_BAD# inactive start. Carrier board dependent.
- 3. User Dependent if POWER\_BTN# connected to button. Otherwise, carrier board dependent.
- 4. Typical value measured using NVIDIA P2597. Carrier board dependent
- 5. Typical value measured using NVIDIA P2597. Carrier board dependent.
- 6. User Dependent if RESET\_IN# connected to button. Otherwise, carrier board dependent. Not shown in Power up sequence figure.



Figure 5. Power Down Sequence (Controlled Case)




Table 8. Power Down Sequence Timing Relationships (Controlled Case)

| Timing           | Parameter   | Min | Тур  | Max | Units | Notes |
|------------------|---|-----|------|-----|-------|-------|
| t <sub>1-2</sub> | RESET_OUT# active to CARRIER_PWR_ON inactive                            |     | 3.76 |     | mS    | 1     |
| t <sub>2-3</sub> | CARRIER_PWR_ON inactive to carrier board system power off               |     | 0.46 |     | ms    | 2     |
| t <sub>2-4</sub> | CARRIER_PWR_ON inactive to Jetson TX1 System Power (main 1.8V rail) Off |     | 1.24 |     | mS    | 3     |

Note:

- 1. Measured from RESET\_OUT# active to CARRIER\_PWR\_ON to inactive ramp down start.
- 2. Typical value measured using NVIDIA P2597. Measured from CARRIER\_PWR\_ON to carrier board VDD\_1V8 ramp down start. Carrier board dependent.
- 3. Typical value measured using NVIDIA P2597. Measured from CARRIER\_PWR\_ON ramp down start to Jetson TX1 main 1.8V ramp down start.

Figure 6. Power Down Sequence (Uncontrolled Power Removal Case)





Table 9. Power Down Sequence Timing Relationships (Uncontrolled Power Removal Case)

| Timing         | Parameter  | Min | Тур | Max | Units | Notes   |
|----------------|--|-----|-----|-----|-------|---|
| t <sub>1</sub> | VDD_IN Removed in uncontrolled manner  |     |     |     |       |   |
| t <sub>2</sub> | VIN_PWR_BAD detection "sees" drop in VDD_IN & is asserted to start uncontrolled power-down sequence.  RESET_OUT# & CARRIER_PWR_ON are driven low via PMIC sequence soon after. Carrier board power & TX1 power begin to ramp down. |     |     |     |       | Carrier board power (mainly 1.8V rail associated with interface pins connected to TX1) should ramp down faster so it is off before the TX1 main 1.8V rail is off. |

Removal of the VDD\_INVDD\_MUX supply causes VIN\_PWR\_BAD# to go active which causes Jetson TX1 to initiate a controlled shut down. The controlled shut down takes ~20ms to complete so the internal PMIC supply needs to stay above ~2.9v for >~20ms. The USB0\_OTG\_ID pin is a pin which can be monitored to see the state of the internal PMIC supply level.




Figure 7. VIN\_PWR\_BAD# Detection Test Circuit for Uncontrolled Power Removal Case



# 3.5 Power Discharge

In order to meet the Power Down requirements, discharge circuitry is required. In the figure below the DISCHARGE signal is generated, based on a transition of the CARRIER\_POWER\_ON signal or the removal of the main supply (VDD\_MUX/VDD\_IN). When DISCHARGE is asserted, VDD\_5V0\_IO\_SYS, VDD\_3V3\_SYS, VDD\_1V8 and VDD\_3V3\_SLP are forced to GND in a controlled manner. Removal of the VDD\_MUX supply also causes VIN\_PWR\_BAD# to go active which causes Jetson TX1 to initiate a controlled shut down.

Figure 8. Power Discharge






# 3.6 Power & Voltage Monitoring

#### 3.6.1 Power Monitor

A Power monitor is provided on the Jetson TX1. This device monitors the main DC, GPU & CPU supplies. The monitor will toggle a WARN (warning) output, or a CRIT (critical) output, depending on the power "seen" at the sense resistors and the thresholds set for each supply.


Figure 9. Main DC, GPU & CPU Supply Power Monitor



# 3.6.2 Voltage Monitor

A voltage monitor circuit is implemented on the Jetson TX1 to indicate if the main DC input rail, VDD\_IN, "droops" below an acceptable level. The device used will react quickly and generate an alert to one of the Tegra SOC\_THERM capable pins (CLK\_32K\_OUT). The voltage monitor circuit is implemented with a fast voltage comparator supplied by VDD\_IN with a 1.8V (VDD\_1V8) reference common with the Tegra IO domain that receives the output signal. This device has an open drain active low output which is pulled low when the VDD\_IN voltage drops below the selected threshold.

Figure 10. Voltage Monitor Connections



Note: The threshold for VDD IN, determined by the voltage divider components used in the circuit above is ~5.78V.




# 3.7 Deep Sleep (SC7)

Jetson TX1 supports a low power state called Deep Sleep or SC7. This can be entered under software control, and exited using various mechanisms, including wake capable pins that are listed in the table below.

Table 10. Jetson TX1 Signal Wake Events

| Potential Wake Event  | Jetson TX1 Pin Assigned | Wake# |
|---|-------------------------|-------|
| Audio interrupt   | GPIO20_AUD_INT          | 4     |
| External BT wake request to AP  | GPIO13_BT_WAKE_AP       | 10    |
| External Wi-Fi wake request to AP   | GPIO10_WIFI_WAKE_AP     | 11    |
| Modem to AP ready   | GPIO17_MDM2AP_READY     | 14    |
| Modem cold boot alert   | GPIO18_MDM_COLDBOOT     | 15    |
| HDMI CEC  | HDMI_CEC                | 19    |
| GPIO expander 0 Interrupt   | GPIO_EXPO_INT           | 21    |
| Power ON button   | POWER_BTN#              | 24    |
| Charging interrupt  | CHARGING#               | 26    |
| Sleep request from carrier board (note: SLEEP# pin connected to Volume Down button on carrier board. Sleep functionality is optional) | SLEEP#                  | 27    |
| Ambient/proximity interrupt   | GPIO8_ALS_PROX_INT      | 32    |
| HDMI Hot Plug Detect  | DP1_HPD                 | 53    |
| Battery low warning   | BATLOW#                 | 57    |
| Primary modem wake request to AP  | GPIO16_MDM_WAKE_AP      | 61    |
| Touch controller interrupt  | GPIO6_TOUCH_INT         | 62    |
| Motion sensor interrupt   | GPIO9_MOTION_INT        | 63    |

Figure 11. Deep Sleep (SC7) Entry/Exit Sequence



# 3.8 Optional Auto-Power-On Support

This section provides guidance for modifying a carrier board design to power the platform on when VDD\_IN is first powered, instead of waiting for a power button press. In order to power the system on without a power button, a specific sequence is required between the time the VDD\_IN power (5.5V-19.6V) is connected and the CHARGER\_PRSNT# pin on Jetson TX1 is driven low. The CHARGER\_PRSNT# pin connects to the Jetson TX1 PMIC and requires a minimum delay of 300ms from the point VDD\_IN reaches its minimum level (5.5V) before it can be driven low. Three options to meet this requirement and allow Auto-Power-On are described:

- Microcontroller: Recommended if a microcontroller is already being used to control power-on.
- Supervisor IC: Using a supervisor IC and related discrete devices to meet the sequencing requirements.
- Discrete Circuit: Circuit using only discrete devices to meet the sequencing requirements



#### Microcontroller


If a microcontroller is already present on the carrier board and is used to power the system on when the main power source is connected, then it can be used to support Auto-Power-On with the following conditions:

- After the microcontroller is out of reset wait 300ms before driving CHARGER\_PRSNT# low or pulsing POWER BTN# low.
- If the POWER\_BTN# pin is used, it should be held low for a time period between 50ms & 5sec.
- If the CHARGER\_PRSNT# pin is used, it should be held low for >200us

#### Supervisor IC

The figure below shows a circuit that includes a supervisor IC. This circuit meets the sequence requirement to leave CHARGER\_PRSNT# floating until VDD\_IN is on plus the delay mentioned above (>300ms) then driving the signal low. The circuit works across the full range of VDD\_IN (5.5V to 19.6V).


Figure 12. Auto-Power-ON: Supervisor IC Connections



#### **Discrete Circuit**

The figure below shows a circuit using only discrete components. This circuit also meets the sequence requirement to keep CHARGER\_PRSNT# floating until VDD\_IN is on plus the delay mentioned above (>300ms) before driving it low. The circuit assumes the VDD\_IN ramp slew rate is faster than 7 V/S. In order to meet the full supported range for VDD\_IN (5.5V to 19.6V), the turn-on delay can be as long as 4sec. For a narrow er VDD\_IN range, the delay can be optimized (reduced).

Figure 13. Auto-Power-ON: Discrete Circuit Connections





## 4.0 GENERAL ROUTING GUIDELINES

#### Signal Name Conventions

The following conventions are used in describing the signals for Tegra:

- Signal names use a mnemonic to represent the function of the signal. For example, Secure Digital Interface #3 Command signal is represented as SDMMC3\_CMD, written in bold to distinguish it from other text. All active low signals are identified by a # or an underscore followed by capital N (\_N) after the signal name. For example, SYS\_RESET\_N indicates an active low signal. Active high signals do not have the underscore-N (\_N) after the signal names. For example, SDMMCx\_CMD indicates an active high signal. Differential signals are identified as a pair with the same names that end with \_P & \_N, just P & N or + & (for positive and negative, respectively). For example, USB1\_DP and USB1\_DN indicate a differential signal pair.
- VO Type The signal VO type is represented as a code to indicate the operational characteristics of the signal. The table below lists the VO codes used in the signal description tables.

Table 11. Signal Type Codes

| Code     | Definition                              |
|----------|---|
| Α        | Analog                                  |
| DIFF I/O | Bidirectional Differential Input/Output |
| DIFFIN   | Differential Input                      |
| DIFF OUT | Differential Output                     |
| I/O      | Bidirectional Input/Output              |
| I        | Input                                   |
| 0        | Output                                  |
| OD       | Open Drain Output                       |
| I/OD     | Bidirectional Input / Open Drain Output |
| P        | Power                                   |

#### **Routing Guideline Format**

The routing guidelines have the following format to specify how a signal should be routed. Refer to the applicable Tegra platform specific Design Guides for nominal impedance values for some sample board stack-ups.

- Breakout traces are traces routed from BGA ball either to a point beyond the ball array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay limited to 500 mils unless otherwise specified.
- After breakout, signal should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow max & min trace delays where specified. Trace delays are typically shown in mm or in terms of signal delay in pico-seconds (ps) or both.
  - For differential signals, trace spacing to other signals must be larger of specified x dielectric height or interpair spacing
  - Spacing to other signals/pairs cannot be smaller than spacing between complementary signals (intra-pair).
  - Total trace delay depends on signal velocity which is different between outer (microstrip) & inner (stripline) layers of a PCB.

#### Signal Routing Conventions

Throughout this document, the following signal routing conventions are used:

SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing

• Single-ended (SE) impedance of trace (along with differential impedance for diff pairs) is achieved by spacing requirement. Spacing is multiple of dielectric height. Dielectric height is typically different for microstrip & stripline. Note: 1 mil = 1/1000th of an inch.

Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not a pply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.



#### **General Routing Guidelines**

Pay close attention when routing high speed interfaces, such as HDMI/DP, USB 3.0, PCle or DSI/CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay/flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this document.

#### Controlled Impedance

Each interface has different trace impedance requirements & spacing to other traces. It is up to designer to calculate trace width & spacing required to achieve specified single-ended (SE) & differential (Diff) impedances. Unless otherwise noted, trace impedance values are ±15%.

#### Max Trace Lengths/Delays


Trace lengths/delays should include the carrier board PCB routing (where the Jetson TX1 mating connector resides) and any additional routing on a Flex/ secondary PCB segment connected to main PCB. The max length/delay should be from Jetson TX1 to the actual connector (i.e. USB, HDMI, SD Card, etc.) or device (i.e. onboard USB device, Display driver IC, camera imager IC, etc.)

#### Trace Delay/Flight Time Matching

Signal flight time is the time it takes for a signal to propagate from one end (driver) to other end (receiver). One way to get same flight time for signal within signal group is to match trace lengths within specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- For six layers or more, it is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 150psi (ps/inch) & inner-layer 180psi. If one signal is routed 10 inches on outer layer & second signal is routed 10 inches in inner layer, difference in flight time between two signals will be 300ps! That is a big difference if required matching is 15ps (trace delay matching). To fix this, inner trace needs to be 1.7 inches shorter or outer trace needs to be 2 inches longer.
- In this design guide, terms such as intra-pair & inter-pair are used when describing differential pair delays. Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching). Inter-pair matching refers to matching differential pairs average delays to other differential pair average delays.

#### **General PCB Routing Guidelines**



Note: The requirements detailed in the Interface Signal Routing Requirements tables must be met for all interfaces implemented or proper operation cannot be guaranteed.



Jetson TX1 allows multiple USB 2.0, USB 3.0 & PCle interfaces, and a single SATA interface to be brought out on the module. In some cases, the USB 3.0, PCle & SATA interfaces are multiplexed on some of the same module pins.

Table 12. Jetson TX1 USB 2.0 Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description              | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type          |
|-------|---------------------|-----------------|--------------------------------|--------------------------------------|-----------|-------------------|
| B40   | USB0_D-             | USB0_DN         | USB 2.0 Port 0 Data-           |                                      | Bidir     | LICE BLIV         |
| B39   | USB0_D+             | USB0_DP         | USB 2.0 Port 0 Data+           |                                      | Bidir     | USB PHY           |
| A17   | USB0_EN_OC#         | USB_VBUS_EN0    | USB VBUS Enable/Overcurrent #0 | USB 2.0 Micro AB                     | Bidir     | Open Drain – 3.3V |
| A36   | USB0_OTG_ID         | -               | USB0 ID / VBUS EN              |                                      | Input     | Analog            |
| B37   | USB0_VBUS_DET       | GPIO_PZ0        | USB Port 0 VBUS Detect         |                                      | Input     | USB VBUS, 5V      |
| A39   | USB1_D-             | USB2_DN         | USB 2.0, Port 1 Data-          |                                      | Bidir     | USB PHY           |
| A38   | USB1_D+             | USB2_DP         | USB 2.0, Port 1 Data+          | USB 3.0 Type A                       | Bidir     | USBPHI            |
| A18   | USB1_EN_OC#         | USB_VBUS_EN1    | USB VBUS Enable/Overcurrent #1 |                                      | Bidir     | Open Drain – 3.3V |
| B43   | USB2_D-             | USB3_DN         | USB 2.0, Port 2 Data-          | Makers                               | Bidir     | USB PHY           |
| B42   | USB2_D+             | USB3_DP         | USB 2.0, Port 2 Data+          | M.2 Key E                            | Bidir     | OSB PH I          |

Table 13. Jetson TX1 USB 3.0, PCIe & SATA Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                           | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type                               |
|-------|---------------------|-----------------|---|--------------------------------------|-----------|--|
| A44   | PEX0_REFCLK+        | PEX_CLK1P       | PCIe 0 Reference Clock+ (PCIe IF #0)        |                                      | Output    | DOL DUIV                               |
| A45   | PEXO_REFCLK-        | PEX_CLK1N       | PCIe 0 Reference Clock – (PCIe IF #0)       |                                      | Output    | PCle PHY                               |
| C48   | PEX0_CLKREQ#        | PEX_LO_CLKREQ_N | PCIE 0 Clock Request (PCIe IF #0)           |                                      | Bidir     | Open Drain 3.3V, Pull-up on            |
| C49   | PEXO_RST#           | PEX_LO_RST_N    | PCIe 0 Reset (PCIe IF #0)                   |                                      | Output    | the module                             |
| H44   | PEXO_RX+            | PEX_RX4P        | PCIe 0 Lane 0 Receive+ (PCIe IF #0 Lane 0)  |                                      | Input     |  |
| H45   | PEXO_RX-            | PEX_RX4N        | PCIe 0 Lane 0 Receive— (PCIe IF #0 Lane 0)  |                                      | Input     | PCIe PHY, AC-Coupled on                |
| E44   | PEXO_TX+            | PEX_TX4P        | PCIe 0 Lane 0 Transmit+ (PCIe IF #0 Lane 0) |                                      | Output    | carrier board                          |
| E45   | PEXO_TX-            | PEX_TX4N        | PCIe 0 Lane 0 Transmit— (PCIe IF #0 Lane 0) |                                      | Output    |  |
| G42   | USB_SS1_RX+         | PEX_RX3P        | USB SS 1 Receive+ (PCle IF #0 Lane 1)       | PCle x4 Connector                    | Input     | USB SS PHY, AC-Coupled                 |
| G43   | USB_SS1_RX-         | PEX_RX3N        | USB SS 1 Receive—(PCIe IF #0 Lane 1)        |                                      | Input     | (off the module)                       |
| D42   | USB_SS1_TX+         | PEX_TX3P        | USB SS 1 Transmit+ (PCle IF #0 Lane 1)      |                                      | Output    | USB SS PHY, AC-Coupled on              |
| D43   | USB_SS1_TX-         | PEX_TX3N        | USB SS 1 Transmit-(PCle IF #0 Lane 1)       |                                      | Output    | carrier board                          |
| F40   | PEX2_RX+            | PEX_RX2P        | PCle 2 Receive+ (PCle IF #0 Lane 2)         |                                      | Input     |  |
| F41   | PEX2_RX-            | PEX_RX2N        | PCle 2 Receive—(PCle IF #0 Lane 2)          |                                      | Input     |  |
| C40   | PEX2_TX+            | PEX_TX2P        | PCle 2 Transmit+ (PCle IF #0 Lane 2)        |                                      | Output    | PCle PHY, AC-Coupled on                |
| C41   | PEX2_TX-            | PEX_TX2N        | PCIe 2 Transmit-(PCIe IF #0 Lane 2)         | 1                                    | Output    |  |
| G39   | PEX_RFU_RX+         | PEX_RX1P        | PCIe RFU Receive+ (PCIe IF #0 Lane 3)       | 1                                    | Input     | carrier board                          |
| G40   | PEX RFU RX-         | PEX RX1N        | PCIe RFU Receive—(PCIe IF #0 Lane 3)        | 1                                    | Input     |  |
| D39   | PEX_RFU_TX+         | PEX_TX1P        | PCIe RFU Transmit+ (PCIe IF #0 Lane 3)      | 1                                    | Output    | 1                                      |
| D40   | PEX_RFU_TX-         | PEX_TX1N        | PCIe RFU Transmit – (PCIe IF #0 Lane 3)     |                                      | Output    |  |
| D48   | PEX_WAKE#           | PEX_WAKE_N      | PCIe Wake                                   | PCle x4 conn & M.2                   | Input     | Open Drain 3.3V, Pull-up on the module |
| B45   | PEX1_REFCLK+        | PEX_CLK2P       | PCIe Reference Clock 1+ (PCIe IF #1)        |                                      | Output    | DCI- DUV                               |
| B46   | PEX1_REFCLK-        | PEX_CLK2N       | PCIe Reference Clock 1- (PCIe IF #1)        |                                      | Output    | PCIe PHY                               |
| C47   | PEX1_CLKREQ#        | PEX_L1_CLKREQ_N | PCIE 1 Clock Request (PCIe IF #1)           |                                      | Bidir     | Open Drain 3.3V, Pull-up on            |
| E50   | PEX1_RST#           | PEX_L1_RST_N    | PCle 1 Reset (PCle IF #1)                   | ]                                    | Output    | the module                             |
| H41   | PEX1_RX+            | PEX_RXOP        | PCle 1 Receive+ (PCle IF #1 Lane 0)         | M.2 Key E                            | Input     |  |
| H42   | PEX1_RX-            | PEX_RXON        | PCle 1 Receive—(PCle IF #1 Lane 0)          |                                      | Input     | PCIe PHY, AC-Coupled on                |
| E41   | PEX1_TX+            | PEX_TX0P        | PCle 1 Transmit+ (PCle IF #1 Lane 0)        | 1                                    | Output    | carrier board                          |
| E42   | PEX1_TX-            | PEX_TX0N        | PCle 1 Transmit – (PCle IF #1 Lane 0)       |                                      | Output    |  |
| F43   | USB_SSO_RX+         | PEX_RX5P        | USB SS 0 Receive+ (USB 3.0 Port #1)         | USB 3.0 Type A                       | Input     | USB SS PHY, AC-Coupled                 |
| F44   | USB_SSO_RX-         | PEX_RX5N        | USB SS 0 Receive—(USB 3.0 Port #1)          |                                      | Input     | (off the module)                       |
| C43   | USB_SS0_TX+         | PEX_TX5P        | USB SS 0 Transmit+ (USB 3.0 Port #1)        |                                      | Output    | USB SS PHY, AC-Coupled on              |
| C44   | USB_SSO_TX-         | PEX_TX5N        | USB SS 0 Transmit- (USB 3.0 Port #1)        |                                      | Output    | carrier board                          |
| G45   | SATA_RX+            | SATA_LO_RXP     | SATA or USB 3.0 Port #3 Receive+            | SATA Connector                       | Input     | SATA PHY, AC-Coupled on                |
| G46   | SATA_RX-            | SATA_LO_RXN     | SATA or USB 3.0 Port #3 Receive-            |                                      | Input     | carrier board                          |



#### Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type Carrier Board SATA or USB 3.0 Port #3 Transmit+ D45 SATA TX+ SATA\_LO\_TXP Output D46 SATA TX-SATA LO TXN SATA or USB 3.0 Port #3 Transmit-Output

The tables below show several ways to bring out as many of the USB 3.0 or PCle interfaces as possible to meet different design requirements. The first table covers the combinations possible for both Jetson TX1, Jetson TX2 and future pin compatible modules. The second table covers many of the combinations possible on designs built around the Jetson TX1 only.

Table 14. Compatible USB 3.0, PCIe & SATA Lane Mapping Configurations (Jetson TX1, Jetson TX2 & Future Pin Compatible Modules)

|         |              | Module         | Pin Names | PEX1    | PEX_RFU    | PEX2      | USB_SS1    | PEX0      | USB_SS0      | SATA |
|---------|--------------|----------------|-----------|---------|------------|-----------|------------|-----------|--------------|------|
|         | Avail. 0     | Outputs from N | /lodule   |         |            |           |            |           |              |      |
| Configs | USB 3.0      | PCle           | SATA      |         |            |           |            |           |              |      |
| Α       | 0            | 1x1 + 1x4      | 1         | PCIe x1 | PCIe x4 L3 | PClex4 L2 | PClex4 L1  | PCIex4 L0 |              | SATA |
| В       | 1            | 1x4            | 1         |         | PCIe x4 L3 | PClex4 L2 | PClex4 L1  | PCIex4 L0 | USB_SS (1)   | SATA |
| С       | 1            | 2x1            | 1         | PCIe x1 |            |           | USB_SS (2) | PCIex4 L0 |              | SATA |
| D       | 2            | 1x1            | 1         |         |            |           | USB_SS (2) | PCIex4 L0 | USB_SS (1)   | SATA |
| De      | efault Usage | on Carrier Boa | rd        | Unused  |            | X4 PCIe C | Connector  |           | USB 3 Type A | SATA |

Note:

- 1. Jetson TX1 & Jetson TX2 support the common use cases listed in the table above. However, released Software does not support all configurations, nor has every configuration been validated. Configuration A & B in the table above or configuration 1 in the table below, represent supported and validated Jetson TX1/TX2 Developer Kit configurations, and these configurations are supported by the released Software. In addition, the PCIe, USB 3.0, and SATA interfaces have been verified on the carrier board.
- 2. The cell colors highlight the different PCle interfaces and USB 3.0 ports. Light and Medium green are used for PCle controllers #0 and #1. Four shades of blue are used for USB 3.0 controllers #[0:3]. SATA is highlighted in orange.
- 3. Any x4 configuration can be used as a single x2 using only lanes 0 & 1 or a single x1 using only lane 0. Any x2 configuration can be used as a single x1 using only lane 0.
- 4. In order to ease routing, the order of lanes for PCIe #0 can either be as shown above, or the reverse (I.e., PCIE#0\_3 on lane 4, PCIE#0\_2 on lane 3, etc.).

Table 15. Jetson TX1 Only USB 3.0, PCle & SATA Lane Mapping Configurations


|            |                | Module          | Pin Names | PEX1      | PEX_RFU  | PEX2      | USB_SS1   | PEX0     | USB_SS0      | na                      | SATA     |
|------------|----------------|-----------------|-----------|-----------|----------|-----------|-----------|----------|--------------|-------------------------|----------|
|            | Tegra X1 Lanes |                 | Lane 0    | Lane 1    | Lane 2   | Lane 3    | Lane 4    | Lane 5   | Lane 6       | SATA                    |          |
|            | Avail. Ou      | itputs from Jet | tson TX1  |           |          |           |           |          |              |                         |          |
| Configs    | USB 3.0        | PCle            | SATA      |           |          |           |           |          |              |                         |          |
| 1(Default) | 1              | 1x1 + 1x4       | 1         | PCIe#1_0  | PCIe#0_3 | PCIe#0_2  | PCIe#0_1  | PCIe#0_0 | USB_SS#1     | USB_SS#0                | SATA     |
| 2          | 2              | 1x1 + 1x4       | 0         | PCle#1_0  | PCIe#0_3 | PCIe#0_2  | PCle#0_1  | PCIe#0_0 | USB_SS#1     | On-Jetson               | USB_SS#3 |
| 3          | 2              | 1x4             | 1         | USB_SS#2  | PCIe#0_3 | PCIe#0_2  | PCle#0_1  | PCle#0_0 | USB_SS#1     | TX1                     | SATA     |
| 4          | 2              | 2x1             | 1         | PCle#1_0  |          |           | USB_SS#2  | PCIe#0_0 | USB_SS#1     |                         | SATA     |
| 5          | 3              | 2x1             | 0         | PCle#1_0  |          |           | USB_SS#2  | PCle#0_0 | USB_SS#1     | For Gigabit<br>Ethernet | USB_SS#3 |
| De         | fault Usage    | on Carrier Boa  | rd        | M.2 Conn. |          | X4 PCle C | Connector |          | USB 3 Type A | Ethernet                | SATA     |

Note:

- 1. Jetson TX1 has been designed to enable use cases listed in the table above. However, released Software does not support all configurations, nor has every configuration been validated.
- 2. The USB 3.0 controller #2 can optionally be brought out on the PEX1 or USB\_SS1 pins, and has been verified on the module. How ever, that configuration may not be supported/tested with the released Software. The PCIe, USB 3.0, and SATA interfaces have been verified on the carrier board.
- 3. The USB 3.0 controller #3 on the SATA pins has been verified at the chip level, but not on the module, and is not supported with the released Software.
- 4. See notes under the Compatible mapping table related to color coding, PCle x2/x1 support & lane reversal.



Figure 14 USB Connection Example



Note:

- 1. AC capacitors should be located close to either the USB connector, or the Jetson TX1 pins.
- 2. Common mode filters on USB 2.0 & 3.0 interfaces are optional. If placed, they must be selected to meet USB spec. requirements. For USB 3.0, see the "USB 3.0 Common Mode Choke Requirements" table near the end of this section.
- 3. For USB 3.0 IF shown above (USB\_SSO\_TX/RX), AC caps are required on the TX lines. If routed directly to a peripheral, AC caps are needed on the peripheral TX lines as well. The AC caps are recommended to be located near the Jetson TX1 connector pins, although locating the caps near the peripheral RX pins is acceptable.
- 4. USBO must be available to use as USB Device for USB Recovery Mode.
- 5. Connector used must be USB-IF certified if USB 3.0 implemented.
- 6. Unused PCIe RX signals should be tied to GND

#### **USB 2.0 Design Guidelines**

These requirements apply to the USB 2.0 controller PHY interfaces: USB[2:0]\_D-/D+

Table 16. USB 2.0 Interface Signal Routing Requirements

| Parameter                            |                                     | Requirement    | Units       | Notes      |
|--------------------------------------|-------------------------------------|----------------|-------------|------------|
| Max Frequency (High Speed)           | Bit Rate/UI period/Frequency        | 480/2.083/240  | Mbps/ns/MHz |            |
| Max Loading                          | High Speed / Full Speed / Low Speed | 10 / 150 / 600 | pF          |            |
| Reference plane                      |                                     | GND            |             |            |
| Trace Impedance                      | Diff pair / Single Ended            | 90 / 50        | Ω           | ±15%       |
| Via proximity (Signal to referen     | ce)                                 | < 3.8 (24)     | mm (ps)     | See Note 1 |
| Max Trace Delay                      | Microstrip / Stripline              | 6 (960)        | In (ps)     |            |
| Max Intra-Pair Skew between <b>U</b> | JSBx_D+ & USBx_D-                   | 7.5            | ps          |            |

Note:

- 1. Up to 4 signal Vias can share a single **GND** return Via.
- 2. Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those values.



# USB 3.0 Design Guidelines

The requirements following apply to the USB 3.0 port PHY interfaces


Table 17. USB 3.0 Interface Signal Routing Requirements

| Parameter   | Requirement   | Units  | Notes  |  |  |  |  |
|---|---|--|--|--|--|--|--|
| Specification   |   |  |  |  |  |  |  |
| Data Rate / UI period   | 5.0 / 200   | Gbps / ps  |  |  |  |  |  |
| Max Number of Loads   | 1   | load   |  |  |  |  |  |
| Termination   | 90 differential   | Ω  | On-die termination at TX & RX  |  |  |  |  |
| Electrical Specification  |   |  |  |  |  |  |  |
| Insertion Loss @ 2.5GHz Type-C  | <=2   | dB   | Only PCB with add-on components (connector   |  |  |  |  |
| Type A  | <=7   | dB   | excluded) is considered  |  |  |  |  |
| Resonance dip frequency   | >8  | GHz  |  |  |  |  |  |
| TDR dip   | >= 75   | Ω  | Using TDR pulse with Tr (10%-90%) = 200ps  |  |  |  |  |
| Near-end Crosstalk (NEXT) @ DC to 5GHz  | <=-45   | dB   | For each TX-RX NEXT  |  |  |  |  |
| IL/NEXT plot  | -100<br>-20<br>-30<br>-40<br>-40<br>-50<br>-60<br>-70<br>-80<br>-100<br>0 2                             | 4 6  | S-parameter Plot  8 10 12 14 16 18 20  Freq. (GHz)   |  |  |  |  |
| Impedance   | GND   | I  |  |  |  |  |  |
| Reference plane Trace Impedance Diff pair / Single Ended  | 85-90 / 45-55   | Ω  | ±15%   |  |  |  |  |
| Trace Spacing – for TX/RX non-interleaving  | 55 50 / <del>4</del> 5-55   | 24   |  |  |  |  |  |
| TX-RX Xtalk is very critical in PCB trace routing. The ideal solu   | ution is to route TV:   | and RX on diffe  | prent lavers   |  |  |  |  |
| If routing on the same layer, strongly recommend not interle  |   |  | cient layers.  |  |  |  |  |
|   |   |  | w the rule of inter-SNEXT  |  |  |  |  |
| If it is necessary to have interleaved routing in breakout, all the inter-pair spacing should follow the rule of inter-SNEXT  |   |  |  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to increase inter-pair spacing  |   |  |  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to  |   | spacing  |  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp   | ensation in the brea  | spacing<br>kout region   |  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew.comp   | ensation in the brea  | spacing<br>kout region<br><i>Inter-</i>  | pair spacing   |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew.comp   | ensation in the brea  | spacing<br>kout region<br><i>Inter-</i>  |  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  | T Inter-S <sub>NEXT</sub> T Inter-pair space  | spacing kout region Inter- for min ing   | pair spacing   |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  TX  Inter-S <sub>FEX</sub>  | Inter-S <sub>NEXT</sub> T Inter-Space  T Inter-pair space  for minimizing N                             | spacing kout region Inter- for min ing   | pair spacing<br>imizing FEXT   |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S <sub>FEX</sub> Min Inter-S <sub>NEXT</sub> Breakout   | Inter-S <sub>NEXT</sub> 7 Inter-pair spac for minimizing N  4.85x                                       | spacing kout region Inter-p for min ing NEXT Dielectric                              | eair spacing imizing FEXT  RX  - This is the recommended dimension for meeting   |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  INTER-S_FEX  Min Inter-S_NEXT (between TX/RX) Main-route  Breakout  | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N 4.85x 3x                                      | spacing kout region Inter-p for min ing NEXT Dielectric height                       | - This is the recommended dimension for meeting NEXT requirement   |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT (between TX/RX) Main-route  Min Inter-S_FEXT Breakout   | Inter-S <sub>NEXT</sub> 7 Inter-pair space for minimizing N  4.85x 3x 1x                                | spacing kout region Inter-p for min ing NEXT Dielectric height Inter-pair            | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it  |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x                               | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing    | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  Max length Breakout   | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 11                            | spacing kout region Inter-p for min ing NEXT Dielectric height Inter-pair            | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 1x 11 Max trace               | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing    | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp for minimizing FEX  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT (between TX/RX) Main-route  Min Inter-S_FEXT (between TX/TX or RX/RX) Main-route  Max length Breakout  Main-route  | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 11                            | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing    | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp for minimizing FEX  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  Max length Breakout  Main-route  Trace Spacing   | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 1x 11 Max trace               | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing    | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| Trace Spacing  To not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  Trace Spacing  Trace Spacing  Trace Spacing   | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 1x 11 Max trace length - LBRK | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing mm | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| Trace Spacing  The breakout trace width is suggested to be the minimum to Do not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  Max length Breakout  Main-route  Trace Spacing Pair-Pair (inter-pair) Microstrip / Stripline | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 1x 11 Max trace length - LBRK | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing    | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |
| Trace Spacing  To not perform serpentine routing for intra-pair skew comp  Inter-pair spacing for minimizing FEX  Inter-S_FEX  Min Inter-S_NEXT Breakout (between TX/RX) Main-route  Min Inter-S_FEXT Breakout (between TX/TX or RX/RX) Main-route  Trace Spacing  Trace Spacing  Trace Spacing   | Inter-S <sub>NEXT</sub> Inter-pair space for minimizing N  4.85x 3x 1x 1x 1x 11 Max trace length - LBRK | spacing kout region Inter-p for min ing VEXT Dielectric height Inter-pair spacing mm | - This is the recommended dimension for meeting NEXT requirement - Stripline structure in a GSSG structure is assumed, it holds in broadside-coupled stripline structure |  |  |  |  |



#### Trace Length/Skew Trace loss characteristic @ 2.5GHz < 0.7 dB/in The following max length is derived based on this characteristic. See Note 1. Breakout Region Max trace delay 41.9 ps Trace width/spacing 4x or wider dielectric height spacing is preferred Minimum Max Trace Length 76.2 (480) Max length assumes USB3 Tx voltage swing set at 0.8V mm (ps) MIN, length can increase if Tx swing is increased. Max PCB Via distance from pin 6.29 (41.9) mm (ps) Max Within Pair (Intra-Pair) Skew 0.15 (0.5) mm (ps) Intra-pair matching between subsequent discontinuities 0.15(0.5)mm (ps) Do trace length matching before hitting discontinuities Differential pair uncoupled length 6.29 (41.9) mm (ps) AC Cap 0.1 Value Smallest size preferred (i.e. 0201). See note under USB uЕ Connection Diagrams for details on when AC capacitors are required Location (max distance to adjacent discontinuities) The AC cap location should be located as close as possible 8 (53.22) mm (ps) to nearby discontinuities Max Via Stub Length 0.4 long via stub requires review (IL & resonance dip check) mm Voiding AC cap pad voiding Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended Voiding the ground below Connector voiding the footprint of signal lanes. 5.7mils larger than the print is suggested. ESD Preferred device Type: SEMTECH RClamp0524p. Optional. Place ESD component near connector Max Junction capacitance (IO to GND) 0.8 рF Location (Max distance to Connector) 8 (53) mm (ps) Layout recommendations OUT P Gnd OUT\_N¶ IN N¶ RClamp0524P Common-mode Choke Preferred device Type: TDK ACM2012D-900-2P. Only if needed. Place near connector. Refer to Common Mode Choke Requirement section. Location - Max distance from to adjacent discontinuities 8 (53) TDK ACM2012D-900-2P mm (ps) - ex, connector, AC cap) Common-mo de impe dance @ 100MHz Min/Max 65/90 Ω Max Rdc 0.3 Ω Differential TDR impedance 90 Ω @T<sub>R</sub>-200ps (10%-90%) Min Sdd21 @ 2.5GHz 2.22 dB Max Scc21 @ 2.5GHz 19.2 dB Component Order Component order Chip - AC capacitor (TX only) - common mode choke -ESD - Connector:





Note:

- 1. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 2. Recommend trace length matching to <1ps before Vias or any discontinuity to minimize common mode conversion.
- 3. Place **GND** Vias as symmetrically as possible to data pair Vias.

#### Common USB Routing Guidelines

| ) | į | • |  |
|---|---|---|--|
|   |   |   |  |
|   |   |   |  |

If routing to USB device or USB connector includes a flex or 2<sup>nd</sup> PCB, the total routing including all PCBs/flexes must be used for the max trace & skew calculations.

Keep critical USB related traces away from other signal traces or unrelated power traces/areas or power supply components

#### Table 18. Tegra USB 2.0 Signal Connections

| Jetson TX1 Ball | Type | Termination                             | Description   |
|-----------------|------|---|---|
| Name            |      |   |   |
| USB[2:0]_D+     | DIFF | 90Ω common-mode chokes close to         | USB Differential Data Pair: Connect to USB connector, Mini-Card |
| USB[2:0]_D-     | 1/0  | connector. ESD Protection between choke | Socket, Hub or other device on the PCB.                         |
|                 |      | & connector on each line to GND         |   |

## Table 19. Miscellaneous USB 2.0 Signal Connections

| Jetson TX1 Pin | Type | Termination   | Description  |
|----------------|------|---|--|
| Name           |      |   |  |
| USB0_VBUS_DET  | Α    | 100kΩ resistor to GND. See reference design for VBUS power filtering. | <b>USB0 VBus Detect:</b> Connect to VBUS pin of USB connector receiving USB0_+/- interface. Also connects to VBUS power supply if host mode supported. |
| USB0_OTG_ID    | Α    |   | USB Identification: Connect to ID pin of USB OTG connector receiving USBO_P/M interface.   |

#### Table 20. Tegra USB 3.0 Signal Connections

| Jetson TX1 Pin Nam | е                 | Type | Termination                        | Description  |
|--------------------|-------------------|------|------------------------------------|--|
| USB_SSO_TX+/-      | (USB 3.0 Port #1) | DIFF | Series 0.1uF caps. Common-         | USB 3.0 Differential Transmit Data Pairs: Connect to USB 3.0 |
| PEX1_TX+/-         | (USB 3.0 Port #2) | Out  | mode chokes & ESD Protection       | connectors, hubs or other devices on the PCB.                |
| USB_SS1_TX+/-      | (USB 3.0 Port #2) |      | near connector if these are        |  |
| SATA_TX+/-         | (USB 3.0 Port #3) |      | used.                              |  |
| USB_SSO_RX+/-      | (USB 3.0 Port #1) | DIFF | If routed directly to a peripheral | USB 3.0 Differential Receive Data Pairs: Connect to USB 3.0  |
| PEX1_RX+/-         | (USB 3.0 Port #2) | In   | on the board, AC caps are          | connectors, hubs or other devices on the PCB.                |
| USB_SS1_RX+/-      | (USB 3.0 Port #2) |      | needed for the peripheral TX       |  |
| SATA_RX+/-         | (USB 3.0 Port #3) |      | lines. Common-mode chokes &        |  |
|                    |                   |      | ESD Protection near connector      |  |
|                    |                   |      | if these are used.                 |  |




Table 21. Recommended USB observation (test) points for initial boards

| Test Points Recommended                                 | Location  |
|---|---|
| One for each of the USB 2.0 data lines (D+/-)           | Near Jetson TX1 module connector & USB device. USB connector pins |
|   | can serve as test points.   |
| One for each of the USB 3.0 output lines used (TXn_+/-) | Near USB device. USB connector pins can serve as test points      |
| One for each of the USB 3.0 input lines (RX_+/-)        | Near Jetson TX1 module connector.                                 |

# 5.2 PEX (PCIe)

Tegra contains a PEX (PCle) controller that supports up to 5 lanes, and 2 separate interfaces. This narrow, high-speed interface can be used to connect to a variety of high bandwidth devices.

Figure 15. Example Connections for a PCIe x1 Interface & a PCIe x4 Interface





# **PCIE Design Guidelines**

Table 22. PCIE Interface Signal Routing Requirements

| Parameter  | Requirement  | Units                     | Notes  |  |  |  |
|--|--|---------------------------|--|--|--|--|
| Specification                                      | <u> </u>   |                           |  |  |  |  |
| Data Rate / UI Period                              | 5.0 / 200  | Gbps / ps                 | 2.5GHz, half-rate architecture                         |  |  |  |
| Configuration / Device Organization                | 1  | Load                      |  |  |  |  |
| Topology   | Point-point  |                           | Unidirectional, differential                           |  |  |  |
| Termination  | 50   | Ω                         | To <b>GND</b> Single Ended for P & N                   |  |  |  |
| Impedance  |  | •                         |  |  |  |  |
| Trace Impedance differential / Single Ended        | 85 / 50  | Ω                         | ±15%. See note 1                                       |  |  |  |
| Reference plane                                    | GND  |                           |  |  |  |  |
| Spacing  |  | I.                        | •  |  |  |  |
| Trace Spacing (Stripline/Microstrip) Pair – Pair   | 3x / 4x  | Dielectric                |  |  |  |  |
| To plane & capacitor pad                           | 3x / 4x  |                           |  |  |  |  |
| To unrelated high-speed signals                    | 3x / 4x  |                           |  |  |  |  |
| Length/Skew  | <u> </u>   |                           | •  |  |  |  |
| Trace loss characteristic @ 2.5GHz                 | < 0.7  | dB/in                     | The following max length is derived based on this      |  |  |  |
|  |  |                           | characteristic. See note 3                             |  |  |  |
| Breakout region (Max Length)                       | 41.9   | ps                        | Minimum width and spacing. 4x or wider                 |  |  |  |
|  |  |                           | dielectric height spacing is preferred                 |  |  |  |
| Max trace length                                   | 5.5 (880)  | in (ps)                   |  |  |  |  |
| Max PCB via distance from the BGA                  | 41.9   | ps                        | Max distance from BGA ball to first PCB via.           |  |  |  |
| PCB within pair (intra-pair) skew                  | 0.15 (0.5)   | mm (ps)                   | Do trace length matching before hitting                |  |  |  |
| ·  |  |                           | discontinuities  |  |  |  |
| Within pair (intra-pair) matching between          | 0.15 (0.5)   | mm (ps)                   |  |  |  |  |
| subsequent discontinuities                         |  |                           |  |  |  |  |
| Differential pair uncoupled length                 | 41.9   | ps                        |  |  |  |  |
| Via  |  |                           |  |  |  |  |
| Via placement                                      | Place <b>GND</b> vias as symmetrically as possible to data pair vias. <b>GND</b> via distance should be placed |                           |  |  |  |  |
| ·  | less than 1x the diff pair via pitch   |                           |  |  |  |  |
| Max # of Vias PTH Vias                             | 2 for TX traces & 2 for RX trace   |                           |  |  |  |  |
| Micro-Vias   | No requirement   |                           |  |  |  |  |
| Max Via stub length                                | 0.4  | mm                        | Longer via stubs would require review                  |  |  |  |
| Routing signals over antipads                      | Not allowed  |                           |  |  |  |  |
| AC Cap   |  |                           |  |  |  |  |
| Value Min/Max                                      | 0.075 / 0.2  | uF                        | Only required for TX pair when routed to connector     |  |  |  |
| Location (max length to adjacent discontinuity)    | 8  | mm                        | Discontinuity such as edge finger, component pad       |  |  |  |
| Voiding  | Voiding the plane direct   | ctly under the pad 3-4    |  |  |  |  |
|  | mils larger than the pa  | d size is                 |  |  |  |  |
|  | recommended.   |                           |  |  |  |  |
|  |  |                           |  |  |  |  |
|  |  |                           |  |  |  |  |
| Serpentine   | 405  | 1 ()                      |  |  |  |  |
| Min bend angle                                     | 135  | deg (a)                   | S1 must be taken care in                               |  |  |  |
| Dimension Min A Spacing                            | 4x   | Trace width               | order to consider Xtalk to                             |  |  |  |
| Min B, C Length                                    |  |                           | adjacent pair  |  |  |  |
| Min Jog Width                                      | 3x   |                           |  |  |  |  |
|  |  |                           | В  |  |  |  |
|  |  |                           | >3w  |  |  |  |
|  |  |                           | S SI<28  |  |  |  |
| MIsc.  |  |                           | 10,15,40   |  |  |  |
|  | Not allowed  |                           |  |  |  |  |
| Routing signals over antipads                      | Not allowed  | and a Vinc the mention    | al trace length cores the weld on the plane is 50 mg   |  |  |  |
| Routing overvoids                                  | when signal pair appro   | baches vias, the maxima   | al trace length across the void on the plane is 50mil. |  |  |  |
| Connector  | Azarara da 1 9   | at at a tem               |  |  |  |  |
| Voiding  | Voiding the plane direct   |                           |  |  |  |  |
|  | mils larger than the pa  | a size is                 |  |  |  |  |
|  | recommended.   |                           |  |  |  |  |
|  |  |                           |  |  |  |  |
| Voon critical DCIo tracos such as DEV TV/DV TERMA  | ote away from other sig  | anal traces or uprolated  | nower traces/areas or nower supply components          |  |  |  |
| Keep critical PCIe traces such as PEX_TX/RX, TERMI | ett. away nom other sig  | guar traces of uniterated | power traces/areas or power supply components          |  |  |  |



Note:

- 1. The PCIe spec. has  $40-60\Omega$  absolute min/max trace impedance, which can be used instead of the  $50\Omega$ ,  $\pm 15\%$ .
- 2. If routing in the same layer is necessary, route group TX & RX separately without mixing RX/TX routes & keep distance between nearest TX/RX trace & RX to other signals 3x RX-RX separation.
- 3. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 4. Do length matching before Via transitions to different layers or any discontinuity to minimize common mode conversion.

Table 23. PCIE Signal Connections

| Jetson TX1 Pin Name  | Type     | Termination   | Description   |
|--|----------|---|---|
| PCIe Interface #0 (x4)   |          |   |   |
| PEX_RFU_TX+/- (Lane 3) PEX2_TX+/- (Lane 2) USB_SS1_TX+/- (Lane 1) PEX0_TX+/- (Lane 0)  | DIFF OUT | Series 0.1uF Capacitor  | <b>Differential Transmit Data Pairs:</b> Connect to <b>TX_P/N</b> pins of PCIe connector or <b>RX_P/N</b> pin of PCIe device through AC cap according to supported configuration. |
| PEX_RFU_RX+/- (Lane 3) PEX2_RX+/- (Lane 2) USB_SS1_RX+/- (Lane 1) PEX0_RX_+/- (Lane 0) | DIFF IN  | Series 0.1uF capacitors near<br>Jetson TX1 pins or device if<br>device on main PCB. | <b>Differential Receive Data Pairs:</b> Connect to <b>RX_P/N</b> pins of PCIe connector or <b>TX_P/N</b> pin of PCIe device through AC cap according to supported configuration.  |
| PEXO_REFCLK+/-   | DIFF OUT |   | <b>Differential Reference Clock Output:</b> Connect to <b>REFCLK_P/N</b> pins of PCIe device/connector  |
| PEX0_CLKREQ#   | 1/0      | 47KΩ pull-up to VDD_3V3_SYS on each line  | PEX Clock Request for PEXO_REFCLK: Connect to CLKREQ pins on device/connector(s)  |
| PEXO_RST#  | 0        | (exists on Jetson TX1)  | PEX Reset: Connect to PERST pins on device/connector(s)   |
| PCIe Interface #1 (x1)   |          |   |   |
| PEX1_TX+/-   | DIFF OUT | Series 0.1uF Capacitor  | Differential Transmit Data Pairs: Connect to TX+/- pins of PCIe connector or RX_+/- pin of PCIe device through AC cap according to the supported configuration.                   |
| PEX1_RX+/-   | DIFF IN  | Series 0.1uF capacitors near Jetson TX1 pins or device if device on main PCB.       | Differential Receive Data Pairs: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC cap according to the supported configuration.                   |
| PEX1_REFCLK+/-   | DIFF OUT |   | <b>Differential Reference Clock Output:</b> Connect to <b>REFCLK_+/</b> –pins of PCIe device/connector  |
| PEX1_CLKREQ#   | 1/0      | 47KΩ pull-up to VDD_3V3_SYS on each line  | PEX Clock Request for PEX1_REFCLK: Connect to CLKREQ pins on device/connector(s)  |
| PEX1_RST#  | 0        | (exists on Jetson TX1)  | PEX Reset: Connect to PERST pins on device/connector(s)   |
| Common   |          |   |   |
| PEX_WAKE#  | I        | 47KΩ pull-up to  VDD_3V3_SYS (exists on Jetson TX1)                                 | PEX Wake: Connect to WAKE pins on device or connector   |

Note: Check "Supported USB 3.0, PEX & SATA Interface Mappings" tables earlier in this section for PCIE IF mapping options.

Table 24. Recommended PCIe observation (test) points for initial boards


| Test Points Recommended                            | Location   |
|--|--|
| One for each of the PCIe TX_+/- output lines used. | Near PCIe device. Connector pins may serve as test points if accessible. |
| One for each of the PCIe RX +/- input lines used.  | Near Jetson TX1 module connector.  |

## **5.3 SATA**

A Gen 2 SATA controller is implemented on Tegra. The interface is brought to the Jetson TX1 edge connector as shown in the figure below.



Figure 16. Example Connections for SATA Connector



## SATA Design Guidelines

Note: For proper operation, the requirements below must be met in full, and the programming of the UPHY pads (used for SATA) should match the Nvidia software default settings.

Table 25. SATA Signal Routing Requirements

| Parameter                             |  | Requirement       | Units                                    | Notes   |
|---------------------------------------|--|-------------------|--|---|
| Specification                         |  | •                 | •  | •   |
| Max Frequency                         | Bit Rate / UI  | 3.0 / 333.3       | Gbps / ps                                | 1.5GHz  |
| Topology                              |  | Point to point    |  | Unidirectional, differential                            |
| Configuration / Device Organization   |  | 1                 | load                                     |   |
| Max Load (per pin)                    |  | 0.5               | pf                                       |   |
| Termination                           |  | 100               | Ω  | On die termination                                      |
| Impedance                             |  |                   |  |   |
| Reference plane                       |  | GND               |  |   |
| Trace Impedance Differ                | ential Pair / Single Ended   | 95 / 45-55        | Ω  | ±15%  |
| Spacing                               |  |                   |  |   |
| Trace Spacing                         |  |                   |  |   |
| Pair-to-pair (inter-pair)             | Stripline / Microstrip   | 3x / 4x           | Dielectric                               |   |
| To plane & capacitor pad              | Stripline / Microstrip   | 3x / 4x           |  |   |
| To unrelated high-speed signals       | Stripline / Microstrip   | 3x / 4x           |  |   |
| Length/Skew                           |  |                   |  |   |
| Breakout region                       | Max Length   | 41.9              | ps                                       | 4x or wider dielectric height spacing is                |
|                                       | Spacing  | Min width/spacing |  | preferred   |
| Max Trace Length/Delay                |  | 76.2 (480)        | Mm (ps)                                  |   |
| Max PCB Via distance from pin         |  | 6.29 (41.9)       | mm (ps)                                  |   |
| Max Within Pair (Intra-Pair) Skew     |  | 0.15 (0.5)        | mm (ps)                                  |   |
| Intra-pair matching between subseque  | nt discontinuities   | 0.15 (0.5)        | mm (ps)                                  | Do trace length matching before hitting discontinuities |
| Differential pair uncoupled length    |  | 6.29 (41.9)       | mm (ps)                                  |   |
| AC Cap                                |  |                   |  |   |
| AC Cap Value                          | typical (max)  | 0.01 (0.012)      | uF                                       |   |
| AC Cap Location (max distance from ad | 8 (53.22)  | mm (ps)           | The AC cap location should be located as |   |
|                                       |  |                   | close as possible to nearby              |   |
|                                       |  |                   |  | discontinuities.  |
| Via                                   | · · · · · · · · · · · · · · · · · · ·                                  |                   |  |   |
| GND Via Placement                     | Place ground vias as symmetrically as possible to data pair vias       |                   |  |   |
|                                       | GND via distance should be placed less than 1x the diff pair via pitch |                   |  |   |
| Max# of vias                          |  | 3                 |  | If all are through-hole                                 |
| Via stub length                       |  | < 0.4             | mm                                       |   |



| Parameter                                       | Requirement   | Units           | Notes                           |                 |
|---|---|-----------------|---------------------------------|-----------------|
| Voiding   |   |                 |                                 |                 |
| AC cap pad voiding                              | Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended |                 |                                 |                 |
| Connector voiding (Required)                    | The size of voiding can b   | e same as the s | ize of pin                      |                 |
| ESD   |   |                 |                                 |                 |
| ESD protection device (Optional)                | Type: SEMTECH RClamp(   | •               | •                               |                 |
|   | A design may include the<br>capacitance in ESD may  | •               | • .                             | •               |
|   | an ESD component with   |                 | 0 ,                             | •               |
|   | for high speed links. The   | •               |                                 | • .             |
|   | its 0.3pF capacitance.  |                 |                                 |                 |
| Max distance from ESD Device to Connector       | 8 (53)  | mm (ps)         |                                 |                 |
| Recommended ESD layout                          | IN M OUT N Gnd RClamp0524P  | IN De           | OUT_PI                          |                 |
| Choke   |   |                 |                                 |                 |
| Common mode choke                               | Type: TDK ACM2012D-96<br>Common Mode Choke R  |                 |                                 | ector. Refer to |
| Max distance from common mode choke to adjacent | 8 (53)  | mm (ps)         |                                 |                 |
| discontinuities (ex, connector, AC cap)         |   |                 |                                 |                 |
| Serpentine                                      |   |                 | -                               |                 |
| Min bend angle                                  | 135   | deg (a)         | S1 must be taken                |                 |
| Dimension Min A Spacing                         | 4x  | Trace width     | care in order to                | c A             |
| Min B, CLength<br>Min Jog Width                 | 1.5x<br>3x  |                 | consider Xtalk to adjacent pair | B               |
|   |   |                 |                                 |                 |

Table 26. SATA Signal Connections

| Jetson TX1 Pin Name | Туре     | Termination                        | Description  |
|---------------------|----------|------------------------------------|--|
| SATA_TX+/-          | DIFF OUT | Series 0.01uF Capacitor            | Differential Transmit Data Pair: Connect to SATA+/- pins of SATA |
|                     |          |                                    | device/connector through termination (capacitor)                 |
| SATA_RX+/-          | DIFF IN  | Series 0.01uF Capacitor near       | Differential Receive Data Pair: Connect to SATA+/- pins of SATA  |
|                     |          | connector or near device if device | device/connector through termination (capacitor)                 |
|                     |          | on main PCB                        |  |

# Table 27. Recommended SATA observation (test) points for initial boards

| Test Points Recommended                       | Location   |
|---|--|
| One for each of the SATA_TX_+/- output lines. | Near SATA device. Connector pins may serve as test points if accessible. |
| One for each of the SATA_RX_+/— input lines.  | Near Jetson TX1 module connector.  |



# 5.4 Gigabit Ethernet

The Jetson TX1 integrates a Realtek RTL8153AI-VB-CG Gigabit Ethernet controller. The magnetics & RJ45 connector would be implemented on the Carrier board. Contact Realtek for Carrier board placement/routing guidelines.

Table 28. Jetson TX1 Gigabit Ethernet Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                 | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type             |
|-------|---------------------|-----------------|-----------------------------------|--------------------------------------|-----------|----------------------|
| E47   | GBE_LINK_ACT#       | -               | GbE RJ45 connector Link ACT LED0  |                                      | Output    | CMOS – 3.3V tolerant |
| F50   | GBE_LINK100#        | _               | GbE RJ45 connector Link 100 LED1  |                                      | Output    | CMOS – 3.3V Tolerant |
| F46   | GBE_LINK1000#       | -               | GbE RJ45 connector Link 1000 LED2 |                                      | Output    | CMOS – 3.3V Tolerant |
| E49   | GBE_MDI0-           | -               | GbE Transformer Data 0-           |                                      | Bidir     |                      |
| E48   | GBE_MDI0+           | -               | GbE Transformer Data 0+           |                                      | Bidir     |                      |
| F48   | GBE_MDI1-           | -               | GbE Transformer Data 1- LAN       |                                      | Bidir     |                      |
| F47   | GBE_MDI1+           | =               | GbE Transformer Data 1+           |                                      | Bidir     | MDI                  |
| G49   | GBE_MDI2-           | -               | GbE Transformer Data 2–           |                                      | Bidir     | MDI                  |
| G48   | GBE_MDI2+           | -               | GbE Transformer Data 2+           |                                      | Bidir     |                      |
| H48   | GBE_MDI3-           | -               | GbE Transformer Data 3-           |                                      | Bidir     |                      |
| H47   | GBE_MDI3+           | _               | GbE Transformer Data 3+           |                                      | Bidir     |                      |

Figure 17. Jetson TX1 Ethernet Connections





Figure 18. Gigabit Ethernet Magnetics & RJ45 Connections



Note: The connections above match those used on the Jetson TX1 carrier board and are shown for reference.



# Table 29. Ethernet MDI Interface Signal Routing Requirements

| Parameter                                |  | Requirement | Units   | Notes  |
|--|--|-------------|---------|--|
| Reference plane                          |  | GND         |         |  |
| Trace Impedance Diff pair / Single Ended |  | 100 / 50    | Ω       | ±15%. Differential impedance target is 100 $\Omega$ . 90 $\Omega$ can be used if 100 $\Omega$ is not achievable                      |
| Min Trace Spacing (Pair-Pair)            |  | 0.763       | mm      |  |
| Max Trace Length                         |  | 109 (690)   | mm (ps) |  |
| Max Within Pair (Intra-Pair) Skew        |  | 0.15 (1)    | mm (ps) |  |
| Number of Vias                           |  | minimum     |         | Ideally there should be no vias, but if required for breakout to Ethernet controller or magnetics, keep very close to either device. |

## Table 30. Ethernet Signal Connections

| Jetson TX1 Pin  | Туре | Termination  | Description   |
|-----------------|------|--|---|
| Name            |      |  |   |
| GBE_MDI[3:0]+/- | DIFF | ESD device to GND per signal                         | Gigabit Ethernet MDI IF Pairs: Connect to Magnetics +/- pins  |
|                 | 1/0  |  |   |
| GBE_LINK_ACT    | 0    | 681Ω series resistor & 0.1uF capacitor to <b>GND</b> | Gigabit Ethernet ACT: Connect to ACK LED on connector.        |
| GBE_LINK100     | 0    | 681Ω series resistor & 0.1uF capacitor to <b>GND</b> | Gigabit Ethernet Link 100: Connect to Link 100 LED on conn.   |
| GBE_LINK1000    | 0    | 681Ω series resistor & 0.1uF capacitor to <b>GND</b> | Gigabit Ethernet Link 1000: Connect to Link 1000 LED on conn. |
| GBE_CTREF       | na   |  | Not used  |

Table 31. Recommended Gigabit Ethernet observation (test) points for initial boards

| Test Points Recommended                | Location   |  |  |
|--|--|--|--|
| One for each of the MDI[3:0]+/- lines. | Near Jetson TX1 module connector & Magnetics device. |  |  |



Tegra X1 Embedded designs can select from several display options including MIPI DSI & eDP for embedded displays, and HDMI or DP for external displays.

Table 32. Jetson TX1 Display General Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description Usage on Jetson TX1 Carrier Board |                   | Direction | Pin Type    |
|-------|---------------------|-----------------|---|-------------------|-----------|-------------|
| A25   | LCD_TE              | LCD_TE          | Display Tearing Effect                              |                   | Input     | CMOS – 1.8V |
| B26   | LCD_VDD_EN          | LCD_RST         | Display Reset                                       | Diamles Commenter | Output    | CMOS – 1.8V |
| B28   | LCD_BKLT_EN         | LCD_BL_EN       | Display Backlight Enable                            | Display Connector | Output    | CMOS – 1.8V |
| B27   | LCD0_BKLT_PWM       | LCD_BL_PWM      | Display Backlight PWM #0                            |                   | Output    | CMOS – 1.8V |

# 6.1 MIPI DSI


Tegra supports eight total MIPI DSI data lanes and two clock lanes, allowing up to two 4-lane interfaces. These can be used for two separate displays, or together for a single display (clock lane per 4 data lanes still applies for the single display case. Each data lane has a peak bandwidth up to 1.5Gbps.

Table 33. Jetson TX1 DSI Pin Descriptions

| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description      | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type    |
|------|---------------------|-----------------|------------------------|--------------------------------------|-----------|-------------|
| G34  | DSIO_CLK-           | DSI_A_CLK_N     | Display, DSI 0 Clock-  |                                      | Output    |             |
| G33  | DSIO_CLK+           | DSI_A_CLK_P     | Display, DSI 0 Clock+  |                                      | Output    |             |
| F35  | DSIO_DO-            | DSI_A_D0_N      | Display, DSI 0 Data 0- |                                      | Output    |             |
| F34  | DSI0_D0+            | DSI_A_D0_P      | Display, DSI 0 Data 0+ |                                      | Output    |             |
| H33  | DSIO_D1-            | DSI_A_D1_N      | Display, DSI 0 Data 1- |                                      | Output    |             |
| H32  | DSIO_D1+            | DSI_A_D1_P      | Display, DSI 0 Data 1+ |                                      | Output    |             |
| C35  | DSI1_D0-            | DSI_A_D2_N      | Display, DSI 1 Data 2- |                                      | Output    |             |
| C34  | DSI1_D0+            | DSI_A_D2_P      | Display, DSI 1 Data 2+ |                                      | Output    |             |
| E33  | DSI1_D1-            | DSI_A_D3_N      | Display, DSI 1 Data 3- |                                      | Output    | MIPI D-PHY  |
| E32  | DSI1_D1+            | DSI_A_D3_P      | Display, DSI 1 Data 3+ | Output                               | Output    |             |
| G31  | DSI2_CLK-           | DSI_B_CLK_N     | Display DSI 2 Clock-   | Display Connector                    | Output    | WIIPI D-PHT |
| G30  | DSI2_CLK+           | DSI_B_CLK_P     | Display DSI 2 Clock+   |                                      | Output    |             |
| F32  | DSI2_D0-            | DSI_B_D0_N      | Display, DSI 2 Data 0- |                                      | Output    |             |
| F31  | DSI2_D0+            | DSI_B_D0_P      | Display, DSI 2 Data 0+ |                                      | Output    |             |
| H30  | DSI2_D1-            | DSI_B_D1_N      | Display, DSI 2 Data 1- |                                      | Output    |             |
| H29  | DSI2_D1+            | DSI_B_D1_P      | Display, DSI 2 Data 1+ | Output<br>Output                     | Output    |             |
| C32  | DSI3_D0-            | DSI_B_D2_N      | Display, DSI 3 Data 2- |                                      |           |             |
| C31  | DSI3_D0+            | DSI_B_D2_P      | Display, DSI 3 Data 2+ | ]                                    | Output    |             |
| E30  | DSI3_D1-            | DSI_B_D3_N      | Display, DSI 3 Data 3- |                                      | Output    |             |
| E29  | DSI3_D1+            | DSI_B_D3_P      | Display, DSI 3 Data 3+ |                                      | Output    |             |



Figure 19: DSI 2 x 4-Lane Connection Example



Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

#### MIPI DSI / CSI Design Guidelines

Table 34. MIPI DSI & CSI Interface Signal Routing Requirements

| Parameter  | Requirement    | Units      | Notes  |
|--|----------------|------------|--|
| Max Frequency/Data Rate (per data lane)            | 750 / 1500     | MHz/Mbps   |  |
| Number of Loads                                    | 1              | load       |  |
| Reference plane                                    | GND            |            |  |
| Trace Impedance Diff pair / Single Ended           | 90-100 / 45-50 | Ω          | ±10%   |
| Via proximity (Signal to reference)                | < 0.65 (3.8)   | mm (ps)    |  |
| Intra-pair Trace Spacing                           | 0.15mm         | mm         | Can be adjusted to meet Differential Impedance. Loosely Coupled Diff. Pair recommended by Spec.  |
| Inter-pair Trace Spacing Microstrip / Stripline    | 4x / 3x        | dielectric |  |
| Max PCB Breakout length                            | 5              | mm         |  |
| Max Trace Delay 1 Gbps 1.5 Gbps                    | 1100<br>800    | ps         |  |
| Max Intra-pair Skew                                | 1              | ps         |  |
| MaxTrace Delay Skew between <b>DQ</b> & <b>CLK</b> | 5              | ps         | <b>DQ</b> includes all the data lines associated with a single clock. This may be 2 differential data lanes for a x2 interface, or 4 differential data lanes for a x4 interface. |

#### MIPI DSI / CSI Connection Guidelines

Table 35. MIPI DSI Signal Connections

| Jetson TX1 Pin | Туре     | Termination | Description  |
|----------------|----------|-------------|--|
| Name           |          |             |  |
| DSIO_CK+/-     | DIFF OUT |             | DSI 0 Differential Clock: Connect to CLKn & CLKp pins of the primary DSI display |
| DSI0_D[1:0]+/- | DIFF OUT |             | DSI 0 Differential Data Lanes 1:0: Connect to lower 2 lanes of the primary DSI   |
|                |          |             | display.   |
| DSI1_D[1:0]+/- | DIFF OUT |             | DSI 1 Differential Data Lanes 1:0: Connect to upper two lanes of the primary 4   |
|                |          |             | lane DSI display.  |



| DSI2_CK+/-     | DIFF OUT | <b>DSI 2 Differential Clock:</b> Connect to <b>CLKn &amp; CLKp</b> pins of either the primary DSI display if it supports a 2 x4 lane interface, or a secondary DSI display                       |
|----------------|----------|--|
| DSI2_D[1:0]+/- | DIFF OUT | <b>DSI 2 Differential Data Lanes 1:0:</b> Connect to lower 2 lanes of a secondary DSI display or lower 2 lanes of the upper 4 lanes of the primary DSI display supporting a 2 x4 lane interface. |
| DSI3_D[1:0]+/- | DIFF OUT | <b>DSI 3 Differential Data Lanes 1:0:</b> Connect to upper 2 lanes of a secondary DSI display or upper 2 lanes of upper 4 lanes of the primary DSI display supporting a 2 x4 lane interface.     |
| LCD_TE         | I        | LCD Tearing Effect: Connect to LCD Tearing Effect pin if supported   |
| LCD_BL_EN      | 0        | LCD Backlight Enable: Connect to LCD backlight solution enable if supported  |
| LCD0_BKLT_PWM  | 0        | LCD Backlight Pulse Width Modulation: Connect to LCD backlight solution PWM input if supported   |

Table 36. Recommended DSI observation (test) points for initial boards

| Test Points Recommended   | Location  |  |  |
|---------------------------|---|--|--|
| One for each signal line. | Near display. Panel connector pins can be used if accessible. |  |  |

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces


## 6.2 eDP

Table 37. Jetson TX1 eDP / DP Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                 | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type  |
|-------|---------------------|-----------------|-----------------------------------|--------------------------------------|-----------|---|
| B34   | DP0_AUX_CH-         | DP_AUX_CH0_N    | Display Port 0 Auxiliary Channel- |                                      | Bidir     | AC-Coupled on Carrier   |
| B35   | DP0_AUX_CH+         | DP_AUX_CH0_P    | Display Port 0 Auxiliary Channel+ |                                      | Bidir     | Board (eDP/DP) or Open-<br>Drain, 1.8V (3.3V tolerant -<br>I2C) |
| H38   | DP0_TX0-            | EDP_TXD0_N      | Display Port 0 Data Lane 0-       |                                      | Output    |   |
| H39   | DP0_TX0+            | EDP_TXD0_P      | Display Port 0 Data Lane 0+       |                                      | Output    |   |
| F37   | DP0_TX1-            | EDP_TXD1_N      | Display Port 0 Data Lane 1-       | Display Connector                    | Output    |   |
| F38   | DP0_TX1+            | EDP_TXD1_P      | Display Port 0 Data Lane 1+       |                                      | Output    | AC-Coupled on carrier   |
| G36   | DP0_TX2-            | EDP_TXD2_N      | Display Port 0 Data Lane 2-       |                                      | Output    | board   |
| G37   | DP0_TX2+            | EDP_TXD2_P      | Display Port 0 Data Lane 2+       |                                      | Output    |   |
| H35   | DP0_TX3-            | EDP_TXD3_N      | Display Port 0 Data Lane 3-       |                                      | Output    |   |
| H36   | DPO_TX3+            | EDP_TXD3_P      | Display Port 0 Data Lane 3+       | ]                                    | Output    |   |
| B36   | DPO_HPD             | DP_HPD0         | Display Port 0 Hot Plug Detect    |                                      | Input     | CMOS – 1.8V   |

Tegra supports an eDP interface. See the Tegra X1 Series Data Sheet for the maximum resolution supported. The eDP interface can also be used for DP - see the DP section for connections.

Figure 20: eDP Connection Example





Note: - HPD only applicable if interface used for DP instead of eDP. See DP section for additional DP\_AUX connection details.

- If eDP interface used for DP, note that HDCP is not supported.

#### **eDP** Routing Guidelines

Figure 21: eDP (Differential Main Link) Topology




Table 38. eDP Main Link Signal Routing Requirements (Including DP\_AUX)

| Parameter                        |                    | Requirement                          | Units  | Notes   |
|----------------------------------|--------------------|--------------------------------------|--|---|
| Specification                    |                    |                                      |  |   |
| Max Data Rate / Min UI           | RBR<br>HBR<br>HBR2 | 1.62 / 617<br>2.7 / 370<br>5.4 / 185 | Gbps / ps  | Per data lane   |
| Number of Loads / Topology       |                    | 1                                    | load   | Point-Point, Differential, Unidirectional   |
| Termination                      |                    | 100                                  | Ω  | On die at TX/RX   |
| Electrical Spec                  |                    |                                      |  |   |
| IL .                             | RBR<br>HBR         | 0.7<br>1.2                           | dB @ 0.81GHz<br>dB @ 1.35GHz   |   |
|                                  | HBR2               | 2.4                                  | dB @ 2.7GHz  |   |
| Resonance dip frequency          |                    | >8                                   | GHz  |   |
| TDR dip                          |                    | >85                                  | Ω  | @ Tr-200ps (10%-90%)  |
| FEXT                             |                    | <= -40dB @ DC<br><= -30dB @ 2.7GHz   | 0<br>-10<br>-20<br>-30<br>-40<br>-50<br>-60<br>-80<br>-90<br>-100<br>-110<br>-120<br>-130<br>-140<br>0 2.5 | S-parameter Plot  5 7.5 10 12.5 15 17.5 20  Freq. (GHz)   |
| Impedance Trace Impedance        | Diff pair          | 100<br>95<br>85                      | Ω (±15%)   | <ul> <li>100Ω is the spec. target. 95/85Ω are implementation options (Zdiff does not account for trace coupling)</li> <li>95Ω should be used to support DP-HDMI colayout as HDMI 2.0 requires 100Ω impedance (see HDMI section for addition of series resistor R<sub>s</sub>).</li> <li>85Ω can be used if eDP/DP only &amp; is preferable as it can provide better trace loss characteristic performance. See Note 1.</li> </ul> |
| Reference Plane                  |                    | GND                                  |  |   |
| Trace Length, Spacing & Skew     |                    |                                      |  | _   |
| Trace loss characteristic:       |                    | < 0.81                               | dB/in  | @ 2.7GHz. The following max length is derived based on this characteristic. See note 2.   |
| Max PCB breakout length          |                    | 7.63 (0.3)                           | mm (in)  | Minimum trace width/spacing. 4x dielectric or wider spacing is preferred  |
| Max PCB Via dist. from Connector | RBR/HBR<br>HBR2    | No requirement<br>7.63 (0.3)         | mm (in)  |   |



| NVIDIA.                                     |                                   |                          |  |
|---|-----------------------------------|--------------------------|--|
| Parameter                                   | Requirement                       | Units                    | Notes  |
| Max trace length from Tegra TX to connector |                                   |                          | 175ps/inch assumption for Stripline, 150ps/inch        |
| RBR/HBR (Stripline / Microstrip)            | 165 (1138)/165 (975)              | mm (ps)                  | for Microstrip.  |
| HBR2 (Stripline)                            |                                   |                          |  |
| HBR2 (Microstrip, 5x / 7x)                  | 89 (525) / 102 (600)              |                          |  |
| Trace spacing (Pair-Pair) Stripline         | 3x                                | dielectric               |  |
| Microstrip (HBR/RBR)                        | 4x                                |                          |  |
| Microstrip (HBR2)                           | 5x to 7x                          |                          |  |
| Trace spacing Stripline/Microstrip          | 3x / 5x                           | dielectric               |  |
| (Main Link to AUX)                          |                                   |                          |  |
| Max Intra-pair (within pair) Skew           | 0.15 (1)                          | mm (ps)                  | See Note 2   |
| Max Inter-pair (pair-pair) Skew             | 150                               | ps                       | See Note 3   |
| Via   |                                   |                          |  |
| Max <b>GND</b> transition Via distance      | < 1x                              | diff pair pitch          | For signals switching reference layers, add            |
| max <b>313</b> dansiasii Tia aistanse       |                                   | diii paii pitaii         | symmetrical <b>GND</b> stitching Via near signal Vias. |
| Via Structure                               |                                   |                          |  |
| Impedance dip                               | ≥97                               | Ω @ 200ps                | The via dimension is required for HDMI-DP co-          |
| impedance dip                               | ≥92                               | Ω @ 35ps                 | layout.  |
|   | =32                               | 12 @ 33p3                | layeaci  |
| Recommended via dimension Drill/Pad         | 200/400                           | um                       |  |
| for impedance control Antipad               | >840                              | um                       |  |
| · · · · · · · · · · · · · · · · · · ·       | ≥880                              |                          |  |
| Via pitch Topology                          |                                   | um                       |  |
| ropology                                    | - Y-pattern is recomi             | mended                   |  |
|   | <ul> <li>keep symmetry</li> </ul> |                          |  |
|   |                                   |                          |  |
|   | Y-pattern helps with Xta          | lk suppression. It       | <b>(00)</b> →  |
|   | can also reduce the limit         | of pair-pair             |  |
|   | distance. Need review (           | NEXT/FEXT check) if      | $\eta + \eta$  |
|   | via placement is not Y-pa         | attern.                  | ×↓   |
|   |                                   |                          |  |
|   | For in-line via, the distan       | nce from a via of one    |  |
|   | lane to the adjacent via          | from other lane >=       |  |
|   | 1.2mm center-center.              |                          |  |
|   |                                   |                          |  |
|   |                                   |                          |  |
|   |                                   |                          |  |
|   |                                   |                          | >=1.2mm  |
|   |                                   |                          |  |
|   |                                   |                          |  |
| GND via                                     | Place <b>GND</b> via as symme     | etrically as nossible to | GND via is used to maintain a return path, while       |
| GIVD VIII                                   | data pair vias. Up to 4 si        |                          | its Xtalk suppression is limited.                      |
|   | pairs) can share a single         | -                        | no Attain Suppression is inflitted.                    |
| Max # of Vias PTH vias                      | 2 if all vias are PTH via         | TITE ICIUIII VIA         |  |
| Micro Vias                                  |                                   | tal channel loss         |  |
| IVIICTO VIAS                                |                                   | tai tilailliei 1055      |  |
| Max Via Stub Longth                         | meets IL spec 0.4                 |                          |  |
| Max Via Stub Length Serpentine              | U.4                               | mm                       |  |
| -   | 125                               | doc /c\                  | C1 must be taken says in                               |
| Min bend angle                              | 135                               | deg (a)                  | S1 must be taken care in                               |
|   |                                   |                          | order to consider Xtalk to                             |
|   |                                   | 1                        | adjacent pair  |
|   |                                   | 1                        |  |
|   |                                   |                          | В  |
|   |                                   |                          |  |
|   |                                   | 1                        | >3w  |
|   |                                   | 1                        | W1   |
|   |                                   |                          | S   S1 < 2 S   |
| Dimension Min A Spacing                     | 4x                                | Trace width              |  |
| Min B, C Length                             | 1.5x                              |                          |  |
| Min Jog Width                               | 3x                                |                          |  |
| AC Cap                                      | •                                 | •                        |  |
| Value                                       | 0.1                               | uF                       | Discrete 0402  |
| Max Dist. from A C cap RBR/HBR              | No requirement                    |                          |  |
| to connector HBR2                           | 0.5                               | in                       |  |
| to connector TIDICE                         | 0.5                               |                          |  |



| Parameter  |         | Requirement                | Units                | Notes  |
|--|---------|----------------------------|----------------------|--|
| Voiding  | RBR/HBR | No requirement             |                      | HBR2: Voiding the plane directly under the pad 3-  |
|  | HBR2    | Voiding required           |                      | 4 mils larger than the pad size is recommended.  |
| Connector  |         |                            |                      |  |
| Voiding  | RBR/HBR | No requirement             |                      | HBR2: Standard DP Connector: Voiding   |
|  | HBR2    | Voiding required           |                      | requirement is stack-up dependent. For typical stack-ups, voiding on the layer under the connector pad is required to be 5.7mil larger than the connector pad. |
| Keep critical eDP related power supply component | •       | l clock/data traces & RSET | trace away from othe | r signal traces or unrelated power traces/areas or   |

Notes: 1.

- For eDP/DP, the spec puts a higher priority on the traceloss characteristic than on the impedance. However, b efore selecting 85Ω for impedance, it is important to make sure the selected stack-up, material & trace dimension can achieve the needed low loss characteristic.
- 2. Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 3. Do not perform length matching within breakoutregion. Recommend doing trace length matching to <1ps before Vias or any discontinuity to minimize common mode conversion.
- 4. The average of the differential signals is used for length matching.

#### Table 39. eDP Signal Connections

| Jetson TX1 Pin | Type | Termination                          | Description  |
|----------------|------|--------------------------------------|--|
| Name           |      |                                      |  |
| DP0_TX[3:0]+/- | 0    | Series 0.1uF capacitors on all lines | eDP/DP Differential CLK/Data Lanes: Connect to matching pins on display connector. |
| DP0_AUX+/-     | I/OD | Series 0.1uF capacitors              | eDP/DP: Auxiliary Channels: Connect to AUX_CH+/- on display connector.             |
| DP0_HPD        | _    |                                      | eDP/DP: Hot Plug Detect: Connect to HPD pin on display connector.                  |

Table 40. Recommended eDP/DP observation (test) points for initial boards

| Test Points Recommended   | Location  |
|---------------------------|---|
| One for each signal line. | Near display connector. Connector pins can be used if accessible. |

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces

#### 6.3 HDMI/DP

A standard DP 1.2a or HDMI V2.0 interface is supported. These share the same set of interface pins, so either Display Port or HDMI can be supported natively. Dual-Mode DisplayPort(DP++) can be supported, in which the DisplayPort connector logically outputs TMDS signaling to a DP-to-HDMI dongle.

Table 41. Jetson TX1 HDMI / DP Pin Descriptions

| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                      | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type  |
|------|---------------------|-----------------|--|--------------------------------------|-----------|---|
| A34  | DP1_AUX_CH-         | DP_AUX_CH1_N    | Display Port 1 Aux-or HDMI DDCSDA      |                                      | Bidir     | AC-Coupled on Carrier   |
| A35  | DP1_AUX_CH+         | DP_AUX_CH1_P    | Display Port 1 Aux+ or HDMI DDCSCL     |                                      | Bidir     | Board (eDP/DP) or Open-<br>Drain, 1.8V (3.3V tolerant -<br>DDC/I2C) |
| E38  | DP1_TX0-            | HDMI_DP_TXDN0   | DisplayPort 1 Lane 0-/HDMI Lane 2-     |                                      | Output    |   |
| E39  | DP1_TX0+            | HDMI_DP_TXDP0   | DisplayPort 1 Lane 0+ / HDMI Lane 2+   |                                      | Output    |   |
| C37  | DP1_TX1-            | HDMI_DP_TXDN1   | DisplayPort 1 Lane 1-/HDMI Lane 1-     | HDMI Type A                          | Output    |   |
| C38  | DP1_TX1+            | HDMI_DP_TXDP1   | DisplayPort 1 Lane 1+ / HDMI Lane 1+   | Connector                            | Output    | AC-Coupled on carrier   |
| D36  | DP1_TX2-            | HDMI_DP_TXDN2   | DisplayPort 1 Lane 2-/HDMI Lane 0-     |                                      | Output    | board   |
| D37  | DP1_TX2+            | HDMI_DP_TXDP2   | DisplayPort 1 Lane 2+ / HDMI Lane 0+   |                                      | Output    |   |
| E35  | DP1_TX3-            | HDMI_DP_TXDN3   | DisplayPort 1 Lane 3-/HDMI Clk Lane-   |                                      | Output    |   |
| E36  | DP1_TX3+            | HDMI_DP_TXDP3   | DisplayPort 1 Lane 3+ / HDMI Clk Lane+ |                                      | Output    |   |
| A33  | DP1_HPD             | HDMI_INT_DP_HPD | Display Port 1 Hot Plug Detect         |                                      | Input     | CMOS – 1.8V   |
| B33  | HDMI_CEC            | HDMI_CEC        | HDMI CEC                               |                                      | Bidir     | Open Drain, 3.3V  |




#### **DVIDIA**

Table 42. DP/HDMI Pin Mapping

| Jetson TX1 Pin Name | Pin #s | HDMI | DP   |
|---------------------|--------|------|------|
| DP1_TX0+            | E39    | TX2+ | TX0+ |
| DP1_TX0-            | E38    | TX2- | TX0- |
| DP1_TX1+            | C38    | TX1+ | TX1+ |
| DP1_TX1-            | C37    | TX1- | TX1- |
| DP1_TX2+            | D37    | TX0+ | TX2+ |
| DP1_TX2-            | D36    | TX0- | TX2- |
| DP1_TX3+            | E36    | TXC+ | TX3+ |
| DP1_TX3-            | E35    | TXC- | TX3- |

#### 6.3.1 HDMI

Figure 22: HDMI Connection Example




Note: 1. Level shifters required on DDC/HPD. Tegra pads are not 5V tolerant & cannot directly meet HDMI V IL/VIH requirements. HPD level shifter can be non-inverting or inverting.

- 2. If EMI/ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & electrical requirements of the HDMI specification for the modes to be supported. See requirements & recommendations in the related sections of the HDMI Interface Signal Routing Requirements table.
- 3. The HDMI\_DP\_TXx pads are native DP pads & require series AC capacitors (AC<sub>CAP</sub>) & pull-downs (R<sub>PD</sub>) to be HDMI compliant. The 499Ω, 1% pull-downs must be disabled when Tegra is off to meet the HDMI V<sub>OFF</sub> requirement. The enable to the FET, enables the pull-downs when the HDMI interface is to be used. Chokes between pull-downs & FET are required for Standard Technology designs and recommended for HDI designs.
- 4. Series resistors  $R_S$  are required. See the  $R_S$  section of the HDMI Interface Signal Routing Requirements table for details.



Figure 23: HDMI Clk/Data Topology



- 1. R<sub>PD</sub> pad must be on the main trace. R<sub>PD</sub> & AC<sub>CAP</sub> must be on same layer.
- 2. Chokes ( $600\Omega@100MHz$ ) or narrow traces (1uH@DC-100MHz) between pull-downs & FET are required for Standard Technology (through-hole) designs and recommended for HDI designs.
- 3. The trace after the main-route via should be routed on the Top or Bottom layer of the PCB, and either with 100ohm differential impedance, or as uncoupled 50ohm Single Ended traces.
- 4. R<sub>S</sub> series resistor is required. See the R<sub>S</sub> section of the HDMI Interface Signal Routing Requirements table for details.

Table 43. HDMI Interface Signal Routing Requirements

| Parameter                 | Requirement    | Units                                 | Notes  |
|---------------------------|----------------|---------------------------------------|--|
| Specification             |                |                                       |  |
| Max Frequency / UI        | 5.94 / 168     | Gbps / ps                             | Per lane – not total link bandwidth                      |
| Topology                  | Point to point |                                       | Unidirectional, Differential                             |
| Termination At Receiver   | 100            | Ω                                     | Differential To 3.3V at receiver                         |
| On-board                  | 500            |                                       | To <b>GND</b> near connector                             |
| Electrical Specification  |                |                                       |  |
| IL                        | <= 1.7         | dB @ 1GHz                             |  |
|                           | <= 2           | dB @ 1.5GHz                           |  |
|                           | <= 3           | dB @ 3GHz                             |  |
|                           | < 6            | dB @ 6GHz                             |  |
| resonance dip frequency   | > 12           | GHz                                   |  |
| TDR dip                   | >= 85          | Ω @ Tr=200ps                          | 10%-90%. If TDR dip is 75~85ohm that dip width           |
|                           |                |                                       | should < 250ps   |
| FEXT (PSFEXT)             | <= -50         | dB at DC                              | PSNEXT is derived from an algebraic summation of the     |
|                           | <= -40         | dB at 3GHz                            | individual NEXT effects on each pair by the other pairs  |
|                           | <= -40         | dB at 6GHz                            |  |
|                           | IL/FE)         | (T plot                               | TDR plot   |
|                           | 0              | meter Plot  6 7 8 9 10 11 12 4, (GHz) | TDR Plot  120  115  110  110  100  100  100  100         |
| Impedance                 |                |                                       |  |
| Trace Impedance Diff pair | 100            | Ω                                     | $\pm 10\%$ . Target is 100Ω. 95Ω for the breakout & main |
|                           |                |                                       | route is an implementation option.                       |
| Reference plane           | GND            | _                                     |  |
| Trace spacing/Length/Skew |                |                                       |  |



| Parameter                          | Requirement                       | Units                         | Notes  |
|------------------------------------|-----------------------------------|-------------------------------|--|
| Trace loss characteristic:         | < 0.8                             | dB/in. @ 3GHz                 |  |
| Trace loss characteristic:         |                                   |                               | The max length is derived based on this characteristic.  |
|                                    | < 0.4                             | dB/in. @ 1.5GHz               | See note 1.  |
| Trace spacing (Pair-Pair)          |                                   |                               | For Stripline, this is 3x of the thinner of above and  |
| Stripline                          | 3x                                | dielectric                    | below.   |
| Microstrip: pre 1.4b               | 4x                                |                               |  |
| Microstrip: 1.4b/2.0               | 5x to 7x                          |                               |  |
| Trace spacing Stripline            |                                   | dielectric                    | For Stripline, this is 3x of the thinner of above and  |
|                                    |                                   | dielectric                    | below.   |
| (Main Link to DDC) Microstrip      | ΣX                                |                               |  |
| Max Total Delay (1.4b/2.0 - up to  |                                   |                               | Propagation delay: 175ps/in. for stripline, 150ps/in. for  |
| 5.94Gbps)                          |                                   |                               | microstrip).   |
| Stripline                          | 63.5/2.5 (437)                    | mm/in (ps)                    |  |
| Microstrip (5x spacing)            | 50.8/2.0 (300)                    |                               |  |
| Microstrip (7x spacing)            | 63.5/2.5 (375)                    |                               |  |
| Max Total Delay (Pre-1.4b)         |                                   | mm/in (ps)                    | Propagation delay: 175ps/in. for stripline, 150ps/in. for  |
| (up to 165Mhz) Microstrip          | 254/10 (1500)                     | , di,                         | microstrip).   |
| Stripline                          | 225/8.5 (1500)                    |                               | microscrip).   |
|                                    |                                   |                               | Can Natas 1 2 0 2  |
| Max Intra-Pair (within pair) Skew  | 0.15 (1)                          | mm (ps)                       | See Notes 1, 2 & 3   |
| Max Inter-Pair (pair to pair) Skew | 150                               | ps                            | See Notes 1, 2 & 3   |
| Max GND transition Via distance    | 1x                                | Diff pair via pitch           | For signals switching reference layers, add one or two   |
|                                    |                                   |                               | ground stitching vias. It is recommended they be   |
|                                    |                                   |                               | symmetrical to signal vias.  |
| Via                                |                                   |                               | 1  |
| Topology                           | - Y-pattern is recommend          | od.                           | Xtalk suppression is the   |
| Topology                           | •                                 | eu                            |  |
|                                    | neep symmeny                      |                               | best by Y-pattern. Also it   |
| Minimum Impedance Dip              | 97                                | Ω@200ps                       | can reduce the limit of  |
|                                    | 92                                | Ω@35ps                        | pair-pair distance. Need   |
| Recommended Via Dimension          |                                   |                               | review (NEXT/FEXT check)   |
| drill/pad                          | 200/400                           | uM                            | if via placement is not Y-   |
| Antipad                            | 840                               |                               | pattern.   |
| Via pitch                          | 880                               |                               |  |
| GND via                            | Place <b>GND</b> via as symmetric | ally as possible to data pair | GND via is used to maintain return path, while its Xtalk   |
| GIVE VIA                           | vias. Up to 4 signal vias (2 d    |                               | suppression is limited   |
|                                    | , ,                               | in pans, can share a single   | Suppression is innited   |
| Constant distribution              | GND return via                    |                               | -0.6   |
| Connector pin via                  |                                   | he connector pin via should   | >0.6mm   |
|                                    |                                   | OM in order to avoid via stub | P < 100 MCP  |
|                                    | effect                            |                               | GND (0.8mm   |
|                                    |                                   | n) between adjacent signal    | PC 0.00  |
|                                    | vias.                             |                               | 0.8mm  |
|                                    |                                   | tween signal and GND via      | GND  |
|                                    | should be > 0.6mm                 |                               | 0.8mm  |
|                                    |                                   |                               | DEC (MINISTER)   |
|                                    |                                   |                               | 90% ( GENERAL DE LA CONTRACTOR DE LA CON |
|                                    |                                   |                               | GND  |
|                                    |                                   |                               | 0.8mm  |
|                                    |                                   |                               | 0.8mm  |
|                                    |                                   |                               | GND  |
|                                    |                                   |                               | 0.8mm  |
|                                    |                                   |                               | NPC 100220C  |
|                                    |                                   |                               |  |
| Max # of Vias PTH via              | 4 if all vias are PTH via         |                               |  |
| u-via                              |                                   | channel loss meets IL spec.   |  |
|                                    | No breakout: ≤ 3 vias             |                               | breakout on the same layer as main trunk: ≤ 4 vias   |
|                                    |                                   |                               |  |
|                                    | GPU                               | HDMI Conn.                    | GPU HDMI Conn.   |
|                                    |                                   |                               |  |
|                                    | CORE CORE                         | CORE CORE                     | CORE CORE CORE CORE  |
|                                    |                                   | 5516                          |  |
|                                    |                                   | Accap+Rpd CKT+Rs              | Accap +Rpd CKT+Rs  |
| Man Via Chula Lauri Vi             | 2.4                               |                               |  |
| Max Via Stub Length                | 0.4                               | mm                            | long via stub requires review (IL & resonance dip check)   |
| Serpentine                         | ı                                 |                               | _  |
| Min bend angle                     | 135                               | deg (a)                       |  |
|                                    |                                   |                               |  |



| NVIDIA.   |  |   | _   |
|---|--|---|---|
| Parameter   | Requirement  | Units   | Notes   |
| Dimension Min A Spacing   | 4x   | Trace width   | C1 must be taken ears in order to   |
| Min B, C Length   | 1.5x   |   | S1 must be taken care in order to   |
| Min Jog Width   | 3x   |   | consider Xtalk to adjacent pair   |
|   |  |   | В   |
|   |  |   | Sam   |
|   |  |   | wi Joseph   |
|   |  |   | S   S1<2 S  |
| Topology  |  |   |   |
| The main-route via dimensions should  | comply with the via structure  | rules (See Via section)   | See topology figure above table   |
| For the connector pin vias, follow the  | rules for the connector pin vi   | ias (See Via section)   |   |
| The traces after main-route via should  | be routed as 100Ω differenti   | al or as uncoupled 50ohm  |   |
| Single-ended traces on PCB Top or Bo  | ttom.  |   |   |
| Max distance from R <sub>PD</sub> to main   | 1  | mm  |   |
| trace (seg B)   |  |   |   |
| Max distance from AC cap to RPD   | ~0   | mm  |   |
| •   | 0  | 111111  |   |
| stubbing point (seg A)  |  |   | <u> </u>  |
| Max distance between ESD and  | 3  | mm  |   |
| signal via  |  |   |   |
| Add-on Components   |  |   |   |
| Example of a case where space is  | Т.   | ор  | Bottom  |
| limited for placing components.   |  |   | VIArs2conn  |
|   |  |   |   |
|   |  |   |   |
|   |  |   |   |
|   | .4-+++   | <del></del>   |   |
|   | ESD array I  |   | Rpd 1 1-1-100ohm diff trace   |
|   | 100ohm diff trace  | · <del>[                                   </del>   | てフェフィファ   |
|   | <del>\-</del> -  |   | ACcapi ACcapi   |
|   | Som ( )  |   |   |
|   | VIArs2conn   |   | 7000  |
|   |  |   | VIAmainroute  |
| AC Cap  |  |   |   |
| Value   | 0.1  | uF  |   |
|   |  | ui  |   |
| Max via distance from BGA   | 7.62 (52.5)  |   |   |
| Max via distance from BGA<br>Location   | ` '  | mm (ps)   | The distance between the AC cap and the HDMI  |
|   | 7.62 (52.5)<br>must be placed before pull-   | mm (ps)   | The distance between the AC cap and the HDMI connector is not restricted.   |
| Location  | must be placed before pull-  | mm (ps)<br>down resistor  |   |
|   | must be placed before pull-<br>Place cap on bottom layer if  | mm (ps) down resistor f main-route above core   |   |
| Location  Placement PTH design  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma  | mm (ps) down resistor f main-route above core   |   |
| Location  Placement PTH design  Micro-Via design  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted  | mm (ps) down resistor  f main-route above core in-route below core  |   |
| Location  Placement PTH design  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted<br>GND (or PWR) void under/a   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed.  |   |
| Location  Placement PTH design  Micro-Via design  | Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted<br>GND (or PWR) void under/a<br>Void size = SMT area + 1x di  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed.  |   |
| Placement PTH design Micro-Via design Void  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted<br>GND (or PWR) void under/a   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed.  |   |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted<br>GND (or PWR) void under/a<br>Void size = SMT area + 1x di<br>distance   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. ielectric height keepout   |   |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. ielectric height keepout   | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET  | must be placed before pull-<br>Place cap on bottom layer if<br>Place cap on top layer if ma<br>Not Restricted<br>GND (or PWR) void under/a<br>Void size = SMT area + 1x di<br>distance   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. ielectric height keepout   |   |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location.  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location.  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location.  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location.  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (Rpd), choke/FET Value Location.   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (Rpd), choke/FET Value Location.   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | connector is not restricted.  1000hm diff. trace ACcap Red ACcap Red PTH via to connect FET   |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (Rpd), choke/FET Value Location.   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The I   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  | Connector is not restricted.  1000hm diff. trace Accap Accap Accap Th via to connect FET with short stub (and optional choke)   |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x didistance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout  Ω p FET & choke can be placed in PTH via   | Connector is not restricted.  1000hm diff. trace Accap Accap With short stub (and optional choke) on opposite side  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location.  | must be placed before pull-  Place cap on bottom layer if Place cap on top layer if ma Not Restricted  GND (or PWR) void under/a Void size = SMT area + 1x didistance  500  Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  Ω p FET & choke can be placed PTH via  Ω@100MHz   | Connector is not restricted.  1000hm diff. trace  ACcap  ACcap  Main-route Via With short stub (and optional choke) on opposite side  Can be choke or Trace. Recommended option for |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  Choke between RPD & FET Choke   | must be placed before pull-  Place cap on bottom layer if Place cap on top layer if ma Not Restricted  GND (or PWR) void under/a Void size = SMT area + 1x didistance  500  Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed at PTH via  Ω@100MHz uH@DC-100MHz                                   | Connector is not restricted.  1000hm diff. trace Accap Accap With short stub (and optional choke) on opposite side  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  Choke between RPD & FET Choke   | must be placed before pull-  Place cap on bottom layer if Place cap on top layer if ma Not Restricted  GND (or PWR) void under/a Void size = SMT area + 1x didistance  500  Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a  600 or 1 ≤20   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. electric height keepout  Ω p FET & choke can be placed PTH via  Ω@100MHz   | Connector is not restricted.  1000hm diff. trace  ACcap  ACcap  Main-route Via With short stub (and optional choke) on opposite side  Can be choke or Trace. Recommended option for |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location. Layer of placement  Choke betwee n R <sub>PD</sub> & FET Choke   | must be placed before pull-  Place cap on bottom layer if Place cap on top layer if ma Not Restricted  GND (or PWR) void under/a Void size = SMT area + 1x didistance  500  Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a  600 or 1 ≤20   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed at PTH via  Ω@100MHz uH@DC-100MHz                                   | Connector is not restricted.  1000hm diff. trace  ACcap  ACcap  Main-route Via With short stub (and optional choke) on opposite side  Can be choke or Trace. Recommended option for |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location. Layer of placement  Choke between R <sub>PD</sub> & FET Choke Max Trace Rdc Max Trace length   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru and the opposite layer thru and 600 or 1 ≤20 4 GND/PWR void under/abov  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed at PTH via   Ω  Ω0100MHz  uH@DC-100MHz  mΩ  mm  e cap is preferred  | Connector is not restricted.  1000hm diff. trace  ACcap  ACcap  Main-route Via With short stub (and optional choke) on opposite side  Can be choke or Trace. Recommended option for |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  Choke between RPD & FET Choke Max Trace Rdc Max Trace Rdc Max Trace length  | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru and the opposite layer thru and 600 or 1 ≤20 4 GND/PWR void under/abov  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed at PTH via   Ω  Ω0100MHz  uH@DC-100MHz  mΩ  mm  e cap is preferred  | Connector is not restricted.  1000hm diff. trace  ACcap  ACcap  Main-route Via With short stub (and optional choke) on opposite side  Can be choke or Trace. Recommended option for |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  Choke between RPD & FET Choke Max Trace Rdc Max Trace length Void Common-Mode Choke (Stuffing optic   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru and the opposite layer thru and 600 or 1 ≤20 4 GND/PWR void under/abov  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed at PTH via   Ω  Ω0100MHz  uH@DC-100MHz  mΩ  mm  e cap is preferred  | Connector is not restricted.    1000hm diff. trace  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (RPD), choke/FET Value Location. Layer of placement  Choke between RPD & FET Choke Max Trace Rdc Max Trace length Void Common-Mode Choke (Stuffing optic   | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a on the opposite layer thru a control of the control | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed a PTH via   Ω  Ω  Ω  Ω  π  α  Ω  Ω  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ | Connector is not restricted.    1000hm diff. trace  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location. Layer of placement  Choke between R <sub>PD</sub> & FET Choke Max Trace Rdc Max Trace length Void  Common-Mode Choke (Stuffing optic Common-mode Min impedance @ 100MHz Max                | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru and the opposite layer thru and size = SMD/PWR void under/aboven - not added unless EMI isses   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed a PTH via   Ω  Ω  Ω  Ω  π  α  Ω  Ω  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ | Connector is not restricted.    1000hm diff. trace  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location. Layer of placement  Choke between R <sub>PD</sub> & FET Choke Max Trace Rdc Max Trace length Void Common-Mode Choke (Stuffing optic Common-mode Min impedance @ 100MHz Max R <sub>DC</sub> | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru a on the opposite layer thru a GND/PWR void under/aboven — not added unless EMI is: 65 90 <=0.3ohm  | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed a PTH via   Ω  Ω  Ω  Ω  π  α  Ω  Ω  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ | Connector is not restricted.    1000hm diff. trace  |
| Placement PTH design Micro-Via design Void  Pull-down Resistor (R <sub>PD</sub> ), choke/FET Value Location. Layer of placement  Choke between R <sub>PD</sub> & FET Choke Max Trace Rdc Max Trace length Void  Common-Mode Choke (Stuffing optic Common-mode Min impedance @ 100MHz Max                | must be placed before pull- Place cap on bottom layer if Place cap on top layer if ma Not Restricted GND (or PWR) void under/a Void size = SMT area + 1x di distance  500 Must be placed after AC ca Same layer as AC cap. The lon the opposite layer thru and the opposite layer thru and size = SMD/PWR void under/aboven - not added unless EMI isses   | mm (ps) down resistor  f main-route above core in-route below core bove the cap is needed. delectric height keepout   Ω  p  FET & choke can be placed a PTH via   Ω  Ω  Ω  Ω  π  α  Ω  Ω  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ  σ | Connector is not restricted.    1000hm diff. trace  |



| Parameter   | Requirement   | Units   | Notes   |
|---|---|---|---|
| Min Sdd21 @ 2.5GHz                                  | 2.22  | dB  | 10000   |
| Max Scc21 @ 2.5GHz                                  | 19.2  | dB  |   |
| Location  | Close to any adjacent discor connector, via, etc.                                   |   | 1000 Common mode 10 Differential mode 11 10 Frequency(MHz) 1000 10000   |
| ESD (On-chip protection diode is ab                 |   | rnal ESD is optional. Designs                             | should include ESD footprint as a stuffing option)  |
| Max junction capacitance (IO to <b>GND</b> )        | 0.35  | pF  | e.g. ON-semiconductor ESD8040   |
| Footprint   | Pad right on the net instead  | d of trace stub   | IN F OUT P IN N OUT N Gnd OUT N   |
| Location  | After pull-down resistor/CM   | IC and before R <sub>s</sub>                              |   |
| Void  | GND/PWR void under/abov<br>size = 1mm x 2mm for 1 pai                               | •   |   |
| Series Resistor (R <sub>s</sub> ) – Series resistor | on P/N path for HDMI 2.0 (Mar   | ndatory)  |   |
| Value   | ≤ 6   | Ω   | $\pm$ 10%. Oohm is acceptable if the design passes the HDM12.0 HF1-9 test. Otherwise, adjust the R $_{S}$ value to ensure the HDM12.0 tests pass: Eye diagram, Vlow test and HF1-9 TDR test |
| Location  | After all components and be   | efore HDMI connector                                      |   |
| Void  | GND/PWR void under/abov<br>Void size = SMT area + 1x di<br>distance.                | e the R <sub>s</sub> device is needed.                    |   |
| Trace at Component Region                           | •   |   |   |
| Value   | 100   | Ω   | ± 10%   |
| Location  | At component region (Micro  | ostrip)   |   |
| Trace entering the SMT pad                          | One 45°   |   |   |
| Trace between components                            | Uncoupled structure   |   |   |
| HDMI Connector                                      |   |   |   |
| Connector Voiding                                   | Voiding the ground below the signal lanes 0.1448(5.7mil) larger than the pin itself |   |   |
| General   |   |   |   |
| Routing over Voids                                  | Routing overvoids not allo  | wed except void around dev                                | ice ball/pin the signal is routed to.   |
| Noise Coupling                                      | •   | traces including differential traces/areas or power suppl | clock/data traces & RSET trace away from other signal   |

- Longer trace lengths may be possible if the total trace loss is equal to or better than the target. If the loss is greater, the max trace lengths will need to be reduced.
- 2. The average of the differential signals is used for length matching.
- Do not perform length matching within breakout region. Recommend doing trace length matching to <1ps before vias or any discontinuity to minimize common mode conversion
- If routing includes a flex or 2<sup>nd</sup> PCB, the max trace delay & skew calculations must include all the PCBs/flex routing. Solutions with flex/2<sup>nd</sup> PCB may not achieve maximum frequency operation.




#### Table 44. HDMI Signal Connections

| Jetson TX1 Pin Name | Type | Termination (see note on ESD)   | Description  |
|---------------------|------|---|--|
| DP1_TX3+/-          | DIFF | 0.1uF series AC <sub>CAP</sub> $\rightarrow$ 500 $\Omega$ R <sub>PD</sub> (controlled by FET) $\rightarrow$ | HDMI Differential Clock: Connect to C-/C+ & pins on    |
|                     | OUT  | EMI/ESD (if required),.≤6Ω R <sub>s</sub> (series resistor)   | HDMI Connector   |
| DP1_TX[2:0] +/-     | DIFF |   | HDMI Differential Data: Connect to D[0:2]+/- pins (See |
|                     | OUT  |   | DP/HDMI Pin Mapping table)                             |
| DP1_HPD             | I    | Tegra to Connector: $10k\Omega$ PU to $1.8V \rightarrow$ level shifter $\rightarrow$                        | HDMI Hot Plug Detect: Connect to HPD pin on HDMI       |
|                     |      | $100k\Omega$ series resistor. $100k\Omega$ to <b>GND</b> on connector side.                                 | Connector  |
| HDMI_CEC            | I/OD | Gating circuitry, See connection figure or reference  | HDMI Consumer Electronics Control: Connect to CEC      |
|                     |      | schematics for details.   | on HDMI Connector through circuitry.                   |
| DP1_AUX_CH+/-       | I/OD | From Tegra to Connector: $10k\Omega$ PU to $3.3V \rightarrow level$   | HDMI: DDC Interface - Clock and Data: Connect          |
|                     |      | shifter $\rightarrow$ 1.8k $\Omega$ PU to 5V $\rightarrow$ connector pin                                    | DP1_AUX_CH+ to SCL & DP1_AUX_CH- to SDA on             |
|                     |      |   | HDMI Connector   |
| HDMI 5V Supply      | Р    | Adequate decoupling (0.1uF & 10uF recommended) on   | HDMI 5V supply to connector: Connect to +5V on         |
|                     |      | supply near connector.  | HDMI Connector.  |

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

#### 6.3.2 DP


Figure 24: DP Connection Example



- Level shifter required on DP1\_HPD to avoid the pin from being driven when Tegra is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).
- 2. Any EMI/ESD included on the HDMI\_DP pins must be suitable for the highest frequency modes supported (<1pf capacitive load recommended).



Figure 25: Optional Circuit for Dual-Mode (DP/HDMI) Support



### **DP Interface Signal Routing Requirements**

See eDP Signal Routing Requirements.

Table 45. DP Signal Connections

| Jetson TX1 Pin Name | Type | Termination (see note on ESD)   | Description  |
|---------------------|------|---|--|
| DP[1:0]_TX[3:0]+/-  | 0    | Series 0.1uF capacitors. EMI/ESD external (if required)   | DP Differential Lanes: Connect to D[3:0]+/-                  |
| DP[1:0]_HDP         | ı    | Non-inverting level-shifter $\rightarrow$ 1k $\Omega$ series resistor $\rightarrow$                     | DP Interrupt (Hot Plug Detect): Connect to HPD pin on        |
|                     |      | EMI/ESD (if required).  | DP Connector w/termination described.                        |
| DP[1:0]_AUX_CH+/-   | I/OD | From Tegra-Connector: 100KΩ PD on +/– near Tegra,   | DP: Auxiliary Channels: Connect to AUX_CH+/- on DP           |
|                     |      | series $0.1 \text{uF}$ caps, then $100 \text{K}\Omega$ PD on $\mathbf{AUX}$ + & $100 \text{K}\Omega$ PU | connector  |
|                     |      | to 3.3V on <b>AUX</b> $\rightarrow$ EMI/ESD (if required).  |  |
| DP 3.3V Supply      | Р    | Adequate decoupling (0.1uF & 10uF recommended) on   | <b>DP supply to connector:</b> Connect 3.3V supply pin on DP |
|                     |      | supply near connector.  | connector to VDD 3V3 SYS.                                    |

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

Table 46. Recommended HDMI / DP observation (test) points for initial boards

| Ī | Test Points Recommended   | Location  |
|---|---------------------------|---|
| ľ | One for each signal line. | Near display connector. Connector pins can be used if accessible. |

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces



# 7.0 MIPI CSI (VIDEO INPUT)

Tegra supports three MIPI CSI x4 bricks, allowing a variety of device types and combinations to be supported. Up to three quadlane cameras or six dual-lane camera streams are available. Each data lane has a peak bandwidth of up to 1.5Gbps.

Table 47. Jetson TX1 CSI Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description     | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type      |
|-------|---------------------|-----------------|-----------------------|--------------------------------------|-----------|---------------|
| G27   | CSIO_CLK-           | CSI_A_CLK_N     | Camera, CSI O Clock-  |                                      | Input     |               |
| G28   | CSIO_CLK+           | CSI_A_CLK_P     | Camera, CSI 0 Clock+  |                                      | Input     |               |
| F28   | CSIO_DO-            | CSI_A_D0_N      | Camera, CSI 0 Data 0- |                                      | Input     |               |
| F29   | CSI0_D0+            | CSI_A_D0_P      | Camera, CSI 0 Data 0+ |                                      | Input     |               |
| H26   | CSIO_D1-            | CSI_A_D1_N      | Camera, CSI 0 Data 1- |                                      | Input     |               |
| H27   | CSIO_D1+            | CSI_A_D1_P      | Camera, CSI 0 Data 1+ |                                      | Input     |               |
| D27   | CSI1_CLK-           | CSI_B_CLK_N     | Camera, CSI 1 Clock-  |                                      | Input     |               |
| D28   | CSI1_CLK+           | CSI_B_CLK_P     | Camera, CSI 1 Clock+  |                                      | Input     |               |
| C28   | CSI1_D0-            | CSI_B_D0_N      | Camera, CSI 1 Data 0- |                                      | Input     |               |
| C29   | CSI1_D0+            | CSI_B_D0_P      | Camera, CSI 1 Data 0+ |                                      | Input     |               |
| E26   | CSI1_D1-            | CSI_B_D1_N      | Camera, CSI 1 Data 1- |                                      | Input     |               |
| E27   | CSI1_D1+            | CSI_B_D1_P      | Camera, CSI 1 Data 1+ |                                      | Input     |               |
| G24   | CSI2_CLK-           | CSI_C_CLK_N     | Camera, CSI 2 Clock-  |                                      | Input     |               |
| G25   | CSI2_CLK+           | CSI_C_CLK_P     | Camera, CSI 2 Clock+  |                                      | Input     |               |
| F25   | CSI2_D0-            | CSI_C_D0_N      | Camera, CSI 2 Data 0- |                                      | Input     |               |
| F26   | CSI2_D0+            | CSI_C_D0_P      | Camera, CSI 2 Data 0+ |                                      | Input     |               |
| H23   | CSI2_D1-            | CSI_C_D1_N      | Camera, CSI 2 Data 1- |                                      | Input     |               |
| H24   | CSI2_D1+            | CSI_C_D1_P      | Camera, CSI 2 Data 1+ | Camera Connector                     | Input     | MIPI D-PHY    |
| D24   | CSI3_CLK-           | CSI_D_CLK_N     | Camera, CSI 3 Clock-  | Camera Connector                     | Input     | ואוויו ט-יחוז |
| D25   | CSI3_CLK+           | CSI_D_CLK_P     | Camera, CSI 3 Clock+  |                                      | Input     |               |
| C25   | CSI3_D0-            | CSI_D_D0_N      | Camera, CSI 3 Data 0- |                                      | Input     |               |
| C26   | CSI3_D0+            | CSI_D_D0_P      | Camera, CSI 3 Data 0+ |                                      | Input     |               |
| E23   | CSI3_D1-            | CSI_D_D1_N      | Camera, CSI 3 Data 1- |                                      | Input     |               |
| E24   | CSI3_D1+            | CSI_D_D1_P      | Camera, CSI 3 Data 1+ |                                      | Input     |               |
| G21   | CSI4_CLK-           | CSI_E_CLK_N     | Camera, CSI 4 Clock-  |                                      | Input     |               |
| G22   | CSI4_CLK+           | CSI_E_CLK_P     | Camera CSI 4 Clock+   |                                      | Input     |               |
| F22   | CSI4_D0-            | CSI_E_D0_N      | Camera, CSI 4 Data 0- |                                      | Input     |               |
| F23   | CSI4_D0+            | CSI_E_D0_P      | Camera, CSI 4 Data 0+ |                                      | Input     |               |
| H20   | CSI4_D1-            | CSI_E_D1_N      | Camera, CSI 4 Data 1- |                                      | Input     |               |
| H21   | CSI4_D1+            | CSI_E_D1_P      | Camera, CSI 4 Data 1+ |                                      | Input     |               |
| D21   | CSI5_CLK-           | CSI_F_CLK_N     | Camera, CSI 5 Clock-  |                                      | Input     |               |
| D22   | CSI5_CLK+           | CSI_F_CLK_P     | Camera, CSI 5 Clock+  |                                      | Input     | ]             |
| C22   | CSI5_D0-            | CSI_F_D0_N      | Camera, CSI 5 Data 0- |                                      | Input     |               |
| C23   | CSI5_D0+            | CSI_F_D0_P      | Camera, CSI 5 Data 0+ |                                      | Input     |               |
| E20   | CSI5_D1-            | CSI_F_D1_N      | Camera, CSI 5 Data 1– |                                      | Input     |               |
| E21   | CSI5_D1+            | CSI_F_D1_P      | Camera, CSI 5 Data 1+ |                                      | Input     |               |

Table 48. Jetson TX1 Camera Miscellaneous Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description               | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type    |
|-------|---------------------|-----------------|---------------------------------|--------------------------------------|-----------|-------------|
| F9    | CAM0_MCLK           | CAM1_MCLK       | Camera O Reference Clock        |                                      | Output    | CMOS - 1.8V |
| F8    | CAM1_MCLK           | CAM2_MCLK       | Camera 1 Reference Clock        |                                      | Output    | CMOS – 1.8V |
| G8    | GPIO0_CAM0_PWR#     | CAM1_PWDN       | Camera 1 Powerdown or GPIO      |                                      | Output    | CMOS - 1.8V |
| F7    | GPIO1_CAM1_PWR#     | CAM2_PWDN       | Camera 1 Powerdown or GPIO      | C C                                  | Output    | CMOS – 1.8V |
| Н8    | GPIO2_CAM0_RST#     | CAM_RST         | Camera Reset or GPIO            | Camera Connector                     | Output    | CMOS-1.8V   |
| Н7    | GPIO3_CAM1_RST#     | CAM_AF_EN       | Camera Autofocus Enable or GPIO |                                      | Output    | CMOS – 1.8V |
| G7    | GPIO4_CAM_STROBE    | CAM1_STROBE     | Camera 1 Strobe or GPIO         |                                      | Output    | CMOS - 1.8V |
| D7    | GPIO5_CAM_FLASH_EN  | CAM_FLASH_EN    | Camera Flash Enable or GPIO     |                                      | Output    | CMOS – 1.8V |




Table 49. CSI Configurations

| Cameras        | CSI_A<br>CLK/Data[1:0] | CSI_B<br>CLK | CSI_B<br>Data[1:0] | CSI_C<br>CLK/Data[1:0] | CSI_D<br>CLK | CSI_D<br>Data[1:0] | CSI_E<br>CLK/Data[1:0] | CSI_F<br>CLK | CSI_F<br>Data[1:0] |
|----------------|------------------------|--------------|--------------------|------------------------|--------------|--------------------|------------------------|--------------|--------------------|
| 2-Lanes Each   |                        |              |                    |                        |              |                    |                        |              |                    |
| 1 of 6 Cameras | √                      |              |                    |                        |              |                    |                        |              |                    |
| 2 of 6 Cameras |                        | ٧            | ٧                  |                        |              |                    |                        |              |                    |
| 3 of 6 Cameras |                        |              |                    | √                      |              |                    |                        |              |                    |
| 4 of 6 Cameras |                        |              |                    |                        | ٧            | ٧                  |                        |              |                    |
| 5 of 6 Cameras |                        |              |                    |                        |              |                    | √                      |              |                    |
| 6 of 6 Cameras |                        |              |                    |                        |              |                    |                        | ٧            | ٧                  |
| 4-Lanes Each   |                        |              |                    |                        |              |                    |                        |              |                    |
| 1 of 3 Cameras | √                      |              | ٧                  |                        |              |                    |                        |              |                    |
| 2 of 3 Cameras |                        |              |                    | ٧                      |              | ٧                  |                        |              |                    |
| 3 of 3 Cameras |                        |              |                    |                        |              |                    | ٧                      |              | ٧                  |

Note: - Each 2-lane options shown above can also be used for one single lane camera as well

- Combinations of 1, 2 & 4-lane cameras are supported, as long as any 4-lane cameras come from one of the configurations shown above


Figure 26: Camera CSI Connections



Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.



Figure 27: Camera Control Connections



Note:

- .. If Tegra is providing flash control (as shown above), GPIO5\_CAM\_FLASH\_EN & GPIO4\_CAM\_STROBE must be used.
- 2. Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

#### **CSI Design Guidelines**

CSI & DSI use the MIPI D-PHY for the physical interface. The routing & connection requirements are found in the DSI section.

Table 50. MIPI CSI Signal Connections

| Jetson TX1 Pin     | Type | Termination | Description  |
|--------------------|------|-------------|--|
| Name               |      |             |  |
| CSI[5:0]_CLK+/-    | - 1  | See note    | CSI Differential Clocks: Connect to clock pins of camera. See the CSI Configurations table for details |
| CSI[5:0]_D[1:0]+/- | 1/0  | See note    | CSI Differential Data Lanes: Connect to data pins of camera. See the CSI Configurations table for      |
|                    |      |             | details  |

Note: Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in the Camera Connection Example diagram. Any EMI/ESD solution must be compatible with the frequency required by the design.

Table 51. Recommended CSI observation (test) points for initial boards

| Tes | t Points Recommended | Location                    |
|-----|----------------------|-----------------------------|
| One | e per signal line.   | Near Jetson TX1 module pins |

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs & keep pads small & near signal traces

Table 52. Miscellaneous Camera Connections

| Jetson TX1 Pin Name | Туре | Termination  | Description   |
|---------------------|------|--|---|
| I2C_CAM_CLK         | 0    | 1kΩ Pull-ups VDD_1V8 (on Jetson TX1).                            | Camera I2C Interface: Connect to I2C SCL & SDA pins of imager |
| I2C_CAM_DAT         | 1/0  | See note related to EMI/ESD under MIPI                           |   |
|                     |      | CSI Signal Connections table.                                    |   |
| CAM[1:0]_MCLK       | 0    | 120Ω Bead in series (on Jetson TX1) See                          | Camera Master Clocks: Connect to Camera reference clock       |
|                     |      | note related to EMI/ESD under MIPI CSI                           | inputs.   |
|                     |      | Signal Connections table.  |   |
| GPIO1_CAM1_PWR#     | 1/0  |  | Camera Power Control signals (or GPIOs [1:0]): Connect to     |
| GPIO0_CAM0_PWR#     |      |  | power down pins on camera(s).                                 |
| GPIO4_CAM_STROBE    |      |  | Camera Strobe Enable (or GPIO 4): Connect to camera strobe    |
|                     |      | Consists valeted to ECD and a MIDLOSI                            | circuit unless strobe control comes from camera module.       |
| GPIO5_CAM_FLASH_EN  | 0    | See note related to ESD under MIPI CSI Signal Connections table. | Camera Flash Enable: Connect to enable of flash circuit       |
| GPIO3_CAM1_RST#     | 0    | Signal connections table.  | Camera Resets (or GPIO [3:2]): Connect to reset pin on any    |
| GPIO2_CAM0_RST#     |      |  | cameras with this function. If Auto Focus Enable is required, |
|                     |      |  | connect GPIO3_CAM1_RST# to AF_EN pin on camera module &       |
|                     |      |  | use GPIO2_CAM0_RST# as common reset line.                     |



### 8.0 SDIO/SDCARD/EMMC

Jetson TX1 has four SD/MMC interfaces. Two are used on the Jetson TX1 for eMMC & Wi-Fi/BT. The other two are brought to the connector pins for SD Card & SDIO use.

Table 53. Jetson TX1 SDMMC Pin Descriptions

| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description           | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type         |
|------|---------------------|-----------------|-----------------------------|--------------------------------------|-----------|------------------|
| G18  | SDCARD_CLK          | SDMMC1_CLK      | SD Card / SDIO Clock        |                                      | Output    | CMOS - 3.3/1.8V  |
| G19  | SDCARD_CMD          | SDMMC1_CMD      | SD Card / SDIO Command      |                                      | Bidir     | CMOS - 3.3/1.8V  |
| H18  | SDCARD_D0           | SDMMC1_DAT0     | SD Card / SDIO Data 0       |                                      | Bidir     | CMOS - 3.3V/1.8V |
| H17  | SDCARD_D1           | SDMMC1_DAT1     | SD Card / SDIO Data 1       |                                      | Bidir     | CMOS - 3.3V/1.8V |
| F19  | SDCARD_D2           | SDMMC1_DAT2     | SD Card / SDIO Data 2       | SD Card                              | Bidir     | CMOS - 3.3/1.8V  |
| F18  | SDCARD_D3           | SDMMC1_DAT3     | SD Card / SDIO Data 3       |                                      | Bidir     | CMOS-3.3/1.8V    |
| F17  | SDCARD_CD#          | GPIO_PZ1        | SD Card Card Detect         | 1                                    | Input     | CMOS – 1.8V      |
| H16  | SDCARD_PWR_EN       | GPIO_PZ3        | SD Card power switch Enable |                                      | Output    | CMOS – 1.8V      |
| F20  | SDCARD_WP           | GPIO_PZ4        | SD Card Write Protect       |                                      | Input     | CMOS-1.8V        |
| B30  | SDIO_CLK            | SDMMC3_CLK      | SDIO Clock                  |                                      | Output    | CMOS-1.8V        |
| B29  | SDIO_CMD            | SDMMC3_CMD      | SDIO Command                |                                      | Bidir     | CMOS – 1.8V      |
| B32  | SDIO_D0             | SDMMC3_DAT0     | SDIO Data 0                 |                                      | Bidir     | CMOS-1.8V        |
| A32  | SDIO_D1             | SDMMC3_DAT1     | SDIO Data 1                 | SDIO                                 | Bidir     | CMOS – 1.8V      |
| A31  | SDIO_D2             | SDMMC3_DAT2     | SDIO Data 2                 |                                      | Bidir     | CMOS-1.8V        |
| A30  | SDIO_D3             | SDMMC3_DAT3     | SDIO Data 3                 |                                      | Bidir     | CMOS-1.8V        |
| A29  | SDIO_RST#           | NFC_EN          | SDIO Reset                  |                                      | Output    | CMOS-1.8V        |

Note: Signals highlighted in Cyan may not be available on future modules.


Table 54. SDIO / SD Card / eMMC Interface Mapping

| Jetson TX1 Pins | Tegra Interface | Width | Usage                                |
|-----------------|-----------------|-------|--------------------------------------|
| SDCARD          | SDMMC1          | 4-bit | SD (Primary SD Card)                 |
| N/A             | SDMMC2          | 4-bit | Used on Jetson TX1 for Primary Wi-Fi |
| SDIO            | SDMMC3          | 4-bit | SDIO (2 <sup>nd</sup> Wi-Fi, etc.)   |
| N/A             | SDMMC4          | 8-bit | Used on Jetson TX1 for eMMC          |

### 8.1 SD Card

The Figure shows a standard SD socket. Internal pull-up resistors are used for SDCARD Data/CMD lines, so external pull-ups are not required.

Figure 28. Tegra SD Card Socket Connection Example





Notes: 1.

- 1. If EMI and/or ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.
- 2. Supply (load switch, etc.) used to provide power to the SD Card must be current limited if the supply is shorted to GND.

Table 55. SDIO/SDCARD Interface Signal Routing Requirements

| Parameter                |   |                   | Requirement           | Units            | Notes  |
|--------------------------|---|-------------------|-----------------------|------------------|--|
| Max Frequency            | 3.3V Signaling                                | DS                | 25 (12.5)             | MHz (MB/s)       | See Note 1                                     |
|                          |   | HS                | 50 (25)               |                  |  |
|                          | 1.8V Signaling                                | SDR12             | 25 (12.5)             |                  |  |
|                          |   | SDR25             | 50 (25)               |                  |  |
|                          |   | SDR50             | 100 (50)              |                  |  |
|                          |   | SDR104            | 208 (104)             |                  |  |
|                          |   | DDR50             | 50 (50)               |                  |  |
| Topology                 |   |                   | Point to point        |                  |  |
| Reference plane          |   |                   | GND or PWR            |                  | See Note 2                                     |
| Trace Impedance          |   |                   | 50                    | Ω                | ±15%. 45Ω optional depending on stack-up       |
| Max Via Count            |   | PTH               | 4                     |                  | Independent of stack-up layers                 |
|                          |   | HDI               | 10                    |                  | Depends on stack-up layers                     |
| Via proximity (Signal to | reference)                                    |                   | < 3.8 (24)            | mm (ps)          | Up to 4 signal Vias can share 1 GND return Via |
| Trace spacing            | Micros  | trip / Stripline  | 4x / 3x               | dielectric       |  |
| Trace length             |   |                   |                       |                  |  |
| SDR50 / SDR25 / SD       | DR12 / HS / DS                                | Min               | 16 (100)              | mm (ps)          |  |
|                          |   | Max               | 139 (876)             |                  |  |
| SDR104 / DD R50          |   | Min               | 16 (100)              |                  |  |
|                          |   | Max               | 83 (521)              |                  |  |
| Max Trace Delay Skew in  | Max Trace Delay Skew in/between CLK & CMD/DAT |                   |                       |                  | See Note 3                                     |
|                          | SDR50 / SDR25 / SDR12 / HS / DS               |                   |                       | mm (ps)          |  |
|                          | SD  | R104 / DDR50      | 2 (12.5)              |                  |  |
| Keep CLK, CMD & DATA     | traces away from other s                      | ignal traces or ι | inrelated power trace | es/areas or powe | r supply components                            |

- 1. Actual frequencies may be lower due to clock source/divider limitations.
- 2. If PWR, 0.01uF decoupling cap required for return current
- 3. If routing to SD Card socket includes a flex or 2nd PCB, max trace & skew calculations must include PCB & flex routing.

Table 56. SD Card Loading vs Drive Type

| General SD Card Compliance                              | Parameter      | Value | Units | Notes   |
|---|----------------|-------|-------|---|
| CCARD (CDIE+CPKG)                                       | Min            | 5     | pF    | Spec best case value                            |
| TOTAL (TELL TING)                                       | Max            | 10    | pF    | Spec worst case value                           |
| Drive Type  | Α              | 33    | Ω     | UHS50 Card = optional, UHS104 Card = mandatory  |
|   | В              | 50    | Ω     | UHS50 Card = mandatory, UHS104 Card = mandatory |
|   | С              | 66    | Ω     | UHS50 Card = optional, UHS104 Card = mandatory  |
|   | D              | 100   | Ω     | UHS50 Card = optional, UHS104 Card = mandatory  |
| F <sub>MAX</sub> (CLK base frequency)                   | SDR104         | 208   | MHz   | Single data rate up to 104MB/sec                |
|   | DDR50          | 50    | MHz   | Double data rate up to 50MB/sec                 |
|   | SDR50          | 100   | MHz   | Single data rate up to 50MB/sec                 |
|   | SDR25          | 50    | MHz   | Single data rate up to 25MB/sec                 |
|   | SDR12          | 25    | MHz   | Single data rate up to 12.5MB/sec               |
|   | HS             | 50    | MHz   | Single data rate up to 25MB/sec                 |
|   | DS             | 25    | MHz   | Single data rate up to 12.5MB/sec               |
| C <sub>LOAD</sub> (C <sub>CARD</sub> +C <sub>EQ</sub> ) | Drive Type = A | 21    | pF    | Total load capacitance supported                |
| (CLK freq = 208MHz)                                     | Drive Type = B | 15    | pF    | Total load capacitance supported                |
| ,   | Drive Type = C | 11    | pF    | Total load capacitance supported                |
|   | Drive Type = D | 22    | pF    | Possibly 22pF+ depending on host system         |
| CLOAD (CCARD+CEQ)                                       | Drive Type = A | 43    | pF    | Total load capacitance supported                |
| (CLK freq = 100/50/25MHz)                               | Drive Type = B | 30    | pF    | Total load capacitance supported                |
| (   | Drive Type = C | 23    | pF    | Total load capacitance supported                |
|   | Drive Type = D | 22    | pF    | Possibly 22pF+ depending on host system         |



### Table 57. SDIO/SDCARD Signal Connections

| Function Signal Name      | Туре | Termination             | Description   |
|---------------------------|------|-------------------------|---|
| SDIO_CK/SDCARD_CLK        | 0    | 0Ω series resistor for  | SDIO/SDMMC Clock: Connect to CLK pin of device or socket                |
|                           |      | SD_CARD_CLK (for        |   |
|                           |      | possible tuning). See   |   |
|                           |      | note for EMI/ESD        |   |
| SDIO_CMD/SDCARD_CMD       | 1/0  | 10Ω series resistor for | SDIO/SDMMC Command: Connect to CMD pin of device/socket                 |
| SDIO_D[3:0]/SDCARD_D[3:0] | 1/0  | SD_CARD_CMD/D[3:0]      | SDIO/SDMMC Data: Connect to Data pins of device or socket               |
|                           |      | See note for EMI/ESD    |   |
| SDCARD_CD#                | I    |                         | SDIO Card Detect: Connect to CD/C_DETECT pin on socket if required.     |
| SDCARD_WP                 | I    |                         | SDIO Write Protect: Connect to WP/WR_PROTECT pin on socket if required. |
| SDIO_RST#                 | 0    |                         | SDIO Reset: Connect to reset line on SDIO peripheral/connector.         |
| SDCARD_PWR_EN             | 0    |                         | SDIO Supply/Load Switch Enable: Connect to enable of supply/load switch |
|                           |      |                         | supplying <b>VDD</b> on SD Card socket.                                 |

Note:

EMI/ESD may be required for SDIO when used as the SD Card socket interface. Any EMI/ESD device used must be able to meet signal timing/quality requirements. The Carrier Board implements  $10\Omega$  series resistors on the data lines and a  $0\Omega$  series resistors on the clock line (for possible tuning if required).

Table 58. Recommended SD Card & SDIO observation (test) points for initial boards

| Test Points Recommended             | Location  |
|-------------------------------------|---|
| One for SDCARD/SDIO_CLK lines       | Near Device/Connector pin. Connector pin can be used for device end if accessible.        |
| One SDCARD/SDIO_DATx line & one for | Near Jetson TX1 & Device pins. SD connector pin can be used for device end if accessible. |
| SDCARD/SDIO_CMD line                |   |



Tegra supports Multiple PCM/2S audio interfaces & includes a flexible audio-port switching architecture.

Table 59. Jetson TX1 Audio Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                 | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type    |
|-------|---------------------|-----------------|-----------------------------------|--------------------------------------|-----------|-------------|
| F1    | AUDIO_MCLK          | AUD_MCLK        | Audio Codec Master Clock          |                                      | Output    | CMOS – 1.8V |
| G2    | 12S0_CLK            | DAP1_SCLK       | I2S Audio Port 0 Clock            |                                      | Bidir     | CMOS-1.8V   |
| H1    | I2SO_LRCLK          | DAP1_FS         | I2S Audio Port 0 Left/Right Clock | Expansion Header                     | Bidir     | CMOS-1.8V   |
| G1    | I2SO_SDIN           | DAP1_DIN        | I2S Audio Port 0 Data In          |                                      | Input     | CMOS – 1.8V |
| H2    | I2S0_SDOUT          | DAP1_DOUT       | I2S Audio Port 0 Data Out         |                                      | Bidir     | CMOS-1.8V   |
| C15   | I2S1_CLK            | GPIO_PK3        | I2S Audio Port 1 Clock            |                                      | Bidir     | CMOS – 1.8V |
| D13   | I2S1_LRCLK          | GPIO_PK0        | I2S Audio Port 1 Left/Right Clock | GPIO Expansion                       | Bidir     | CMOS-1.8V   |
| C14   | I2S1_SDIN           | GPIO_PK1        | I2S Audio Port 1 Data In          | Header                               | Input     | CMOS-1.8V   |
| D14   | I2S1_SDOUT          | GPIO_PK2        | I2S Audio Port 1 Data Out         |                                      | Bidir     | CMOS – 1.8V |
| G5    | I2S2_CLK            | DMIC2_DAT       | I2S Audio Port 2 Clock            |                                      | Bidir     | CMOS-1.8V   |
| H5    | I2S2_LRCLK          | DMIC1_CLK       | I2S Audio Port 2 Left/Right Clock | M 2 Km. F                            | Bidir     | CMOS – 1.8V |
| G6    | I2S2_SDIN           | DMIC1_DAT       | I2S Audio Port 2 Data In          | M.2 Key E                            | Input     | CMOS – 1.8V |
| Н6    | I2S2_SDOUT          | DMIC2_CLK       | I2S Audio Port 2 Data Out         |                                      | Bidir     | CMOS – 1.8V |
| E6    | I2S3_CLK            | DAP4_SCLK       | I2S Audio Port 3 Clock            |                                      | Bidir     | CMOS-1.8V   |
| F5    | I2S3_LRCLK          | DAP4_FS         | I2S Audio Port 3 Left/Right Clock |                                      | Bidir     | CMOS – 1.8V |
| E5    | I2S3_SDIN           | DAP4_DIN        | I2S Audio Port 3 Data In          | Camera Connector                     | Input     | CMOS – 1.8V |
| F6    | I2S3_SDOUT          | DAP4_DOUT       | I2S Audio Port 3 Data Out         |                                      | Bidir     | CMOS-1.8V   |
| F2    | GPIO19_AUD_RST      | GPIO_X1_AUD     | Audio Codec Reset or GPIO         | E                                    | Output    | CMOS-1.8V   |
| Н3    | GPIO20_AUD_INT      | GPIO_PE6        | Audio Codec Interrupt or GPIO     | Expansion Header                     | Input     | CMOS-1.8V   |


When possible, the following assignments should be used for the I2Sx interfaces.

Table 60. I2S Interface Mapping

| Jetson TX1 Pins (Tegra X1 Functions) | I/O Block | Typical Usage                     |
|--------------------------------------|-----------|-----------------------------------|
| 12S0 (12S1)                          | AUDIO_HV  | Available (Codec)                 |
| I2S1 (I2S5B)                         | GPIO      | Available (Misc. Expansion)       |
| 12S2 (12S3)                          | DMIC      | Available (Wi-Fi / BT, Modem)     |
| 12S3 (12S4B)                         | UART      | Available (Misc.)                 |
| N/A (I2S2)                           | SPI_HV    | Used on Jetson TX1 for Wi-Fi / BT |



Figure 29. Audio Device Connection Example



Note:

- The I2S interfaces can be used in either Master or Slave mode.
- A capacitor from DAPn\_FS to GND is recommended where Tegra is the I2S slave and the edge\_cntrl configuration = 1 (SDATA driven on positive edge of SCLK). The value of the capacitor should be chosen to provide a minimum of 2ns hold time for the DAPn\_FS edge after the rising edge of DAPn\_SCLK.

#### **I2S Design Guidelines**

Table 61. I2S Interface Signal Routing Requirements

| Parameter                           |                         | Requirement       | Units      | Notes      |
|-------------------------------------|-------------------------|-------------------|------------|------------|
| Configuration / Device Organizatio  | n                       | 1                 | load       |            |
| Max Loading                         |                         | 8                 | pF         |            |
| Reference plane                     |                         | GND               |            |            |
| Breakout Region Impedance           |                         | Min width/spacing |            |            |
| Trace Impedance                     |                         | 50                | Ω          | ±20%       |
| Via proximity (Signal to reference) |                         | < 3.8 (24)        | mm (ps)    | See Note 1 |
| Trace spacing                       | Microstrip or Stripline | 2x                | dielectric |            |
| Max Trace Delay                     | _                       | 3600 (~22)        | ps (in)    | See Note 2 |
| Max Trace Delay Skew between SC     | CLK & SDATA_OUT/IN      | 250 (~1.6")       | ps (in)    | See Note 2 |

Note: Up to 4 signal Vias can share a single GND return Via

Table 62. Audio Signal Connections

| Jetson TX1 Pin Name | Type | Termination | Description  |  |  |
|---------------------|------|-------------|--|--|--|
| 12S[3:0]-SCLK       | 1/0  |             | 12S Serial Clock: Connect to I2S/PCM CLK pin of audio device.          |  |  |
| 12S[3:0]-LRCK       | 1/0  |             | 12S Left/Right Clock: Connect to Left/Right Clock pin of audio device. |  |  |
| I2S[3:0]-SDATA_OUT  | I/O  |             | 12S Data Output: Connect to Data Input pin of audio device.            |  |  |
| 12S[3:0]-SDATA_IN   | - 1  |             | 12S Data Input: Connect to Data Output pin of audio device.            |  |  |
| AUD_MCLK            | 0    |             | Audio Codec Master Clock: Connect to clock pin of Audio Codec.         |  |  |
| GPIO19_AUD_RST      | 0    |             | Audio Reset: Connect to reset pin of Audio Codec.                      |  |  |
| GPIO20_AUD_INT      | 1    |             | Audio Interrupt: Connect to interrupt pin of Audio Codec.              |  |  |



# 10.0 WI-FI/BT (INTEGRATED)

Jetson TX1 integrates a Broadcom BCM4354XKUBG Wi-Fi / BT solution. This is a IEEE 802.11 ac 2x2. Two Dual-band antenna connectors are located on the module. The requirements are in the Antenna Requirements table below.

Figure 30. Integrated Wi-Fi/BT




Table 63. Antenna Requirements

| Parameter  | Requirement                              |            |      |      | U | nits | Notes                    |               |       |
|--|--|------------|------|------|---|------|--------------------------|---------------|-------|
| Туре   | Dual-Band (                              | x2) Dipole |      |      |   |      |                          |               |       |
| Frequency Band(s)  | 2.4 & 5.0                                |            |      |      | G | iHz  |                          |               |       |
| Impedance  | 50                                       |            |      |      |   | Ω    |                          |               |       |
| Mating Connector   | Matching I-PEX MHF or Hirose U.FL Female |            |      | nale |   |      | 2x Male Hirose<br>module | U.FL on Jetso | n TX1 |
| To comply with FCC/IC regulations limiting both maximum RF output power and human exposure to RF radiation, the maximum antenna gain including cable loss in a mobile-only exposure condition must not exceed the following: |  |            |      |      |   |      |                          |               |       |
| Frequency (GHz)  | 2.4                                      | 2.44       | 2.48 | 5.2  |   | 5.3  | 5.5                      | 5.6           | 5.8   |
| Peak Antenna Gain (dBi)  | 2.41                                     | 2.81       | 2.86 | 5.49 | 1 | 5.57 | 4.81                     | 4.84          | 1.99  |
| Antenna Cable Loss (dBm)   | 0.9                                      | 0.9        | 0.9  | 2    |   | 2    | 2                        | 2             | 2     |

- Refer to the "Jetson TX1 OEM Wireless Compliance Guide" for additional details.
- Antenna Manufacturer: Pulse, Part Number: W1043
- Cable manufacturer: Pulse, part number: W9009



# 11.0 MISCELLANEOUS INTERFACES

## 11.1 I2C

Tegra has seven I2C controllers, which are shown in the table below. The assignments in the table should be used for the I2C interfaces

Table 64. Jetson TX1 I2C Pin Descriptions


| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                   | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type  |
|-------|---------------------|-----------------|-------------------------------------|--------------------------------------|-----------|---|
| C6    | I2C_CAM_CLK         | CAM_I2C_SCL     | Camera I2C Clock                    | Camera Connector                     | Bidir     | Open Drain – 1.8V   |
| D6    | I2C_CAM_DAT         | CAM_I2C_SDA     | Camera I2C Data                     | Carriera Connector                   | Bidir     | Open Drain – 1.8V   |
| E15   | I2C_GPO_CLK         | GEN1_I2C_SCL    | General I2C Bus #0 Clock            |                                      | Bidir     | Open Drain – 1.8V   |
| D15   | I2C_GPO_DAT         | GEN1_I2C_SDA    | General I2C Bus #0 Data             | 12.6 (6 an anal)                     | Bidir     | Open Drain – 1.8V   |
| A21   | I2C_GP1_CLK         | GEN2_I2C_SCL    | General I2C Bus #1 Clock            | I2C (General)                        | Bidir     | Open Drain – 3.3V   |
| A20   | I2C_GP1_DAT         | GEN2_I2C_SDA    | General I2C Bus #1 Data             |                                      | Bidir     | Open Drain – 3.3V   |
| A6    | I2C_PM_CLK          | GEN3_I2C_SCL    | PM I2C Bus Clock                    | 12.6 (6 )                            | Bidir     | Open Drain – 1.8V   |
| В6    | I2C_PM_DAT          | GEN3_I2C_SDA    | PM I2C Bus Data                     | I2C (General)                        | Bidir     | Open Drain – 1.8V   |
| A34   | DP1_AUX_CH-         | DP_AUX_CH1_N    | Display Port 1 Aux-or HDMI DDCSDA   |                                      | Bidir     | AC-Coupled on Carrier   |
| A35   | DP1_AUX_CH+         | DP_AUX_CH1_P    | Display Port 1 Aux+ or HDMI DDC SCL | HDMI Type A<br>Connector             | Bidir     | Board (eDP/DP) or Open-<br>Drain, 1.8V (3.3V tolerant -<br>DDC/I2C) |
| B34   | DP0_AUX_CH-         | DP_AUX_CH0_N    | Display Port 0 Auxiliary Channel-   |                                      | Bidir     | AC-Coupled on Carrier   |
| B35   | DP0_AUX_CH+         | DP_AUX_CHO_P    | Display Port 0 Auxiliary Channel+   | Display Connector                    | Bidir     | Board (eDP/DP) or Open-<br>Drain, 1.8V (3.3V tolerant -<br>I2C)     |

#### Table 65. I2C Interface Mapping

| I2C<br>Controller | Jetson TX1 Pins<br>Names | Usage on Jetson<br>TX1 | Typical usage on carrier board  | On-Jetson TX1 Pull-up/voltage   |
|-------------------|--------------------------|------------------------|---|---|
| 12C1              | 12C_GPO_CLK/DAT          | Thermal Sensor control | Audio Codec, other general I2C bus usage. Only 1.8V devices supported without level shifter.      | 1KΩ on Jetson TX1 to 1.8V   |
| 12C2              | I2C_GP1_ CLK/DAT         | Power monitors         | General I2C bus usage. Only 3.3V devices supported without level shifter.                         | 1KΩ on Jetson TX1 to 3.3V   |
| 12C3              | I2C_PM_ CLK/DAT          |                        | General I2C bus usage. Only 1.8V devices supported without level shifter.                         | 1KΩ on Jetson TX1 to 1.8V   |
| I2C_VI            | I2C_CAM_CLK/DAT          |                        | Cameras & camera related functions (AF, etc.). Only 1.8V devices supported without level shifter. | 1KΩ on Jetson TX1 to 1.8V   |
| 12C6              | DP0_AUX_CH_P/N           |                        | eDP or other I2C bus usage. 1.8V or 3.3V devices can be supported.                                | None on Jetson TX1. I/F supports pull-up to 1.8V or 3.3V (3.3V in open-drain mode only) |
| DDC               | DP1_AUX_CH_P/N           |                        | HDMI / DP or other 12C bus usage. 1.8V or 3.3V devices can be supported.                          | None on Jetson TX1. I/F supports pull-up to 1.8V or 3.3V                                |
| 12CPMU            | na                       | Power control          | On-Jetson TX1 use only  | 1KΩ on Jetson TX1 to 1.8V   |



Figure 31. I2C Connections



#### **I2C Design Guidelines**

Care must be taken to ensure I2C peripherals on same I2C bus connected to Tegra do not have duplicate addresses.

Addresses can be in twoforms: 7-bit, with the Read/Write bit removed or 8-bit including the Read/Write bit. Be sure to compare I2C device addresses using the same form (all 7-bit or all 8-bit format).

Table 66. I2C Interface Signal Routing Requirements

| Parameter       |                          | Requirement                      | Units   | Notes              |  |
|-----------------|--------------------------|----------------------------------|---|--------------------|--|
| Max Frequency   | Standard-mode / Fm / Fm+ | 100 / 400 / 1000                 | kHz   | See Note 1         |  |
| Topology        |                          | Single ended, bi-directional, mu | Single ended, bi-directional, multiple masters/slaves |                    |  |
| Max Loading     | Standard-mode / Fm / Fm+ | 400                              | pF  | Total of all loads |  |
| Reference plane |                          | GND or PWR                       |   |                    |  |
| Trace Impedance |                          | 50 – 60                          | Ω   | ±15%               |  |
| Trace Spacing   |                          | 1x                               | dielectric  |                    |  |
| Max Trace Delay | Standard Mode            | 3400 (~20)                       | ps (in)   |                    |  |
|                 | Fm, Fm+ Modes            | 1700 (~10)                       |   |                    |  |

- 1. Fm = Fast-mode, Fm+ = Fast-mode Plus
- 2. Avoid routing I2C signals near noisy traces, supplies or components such as a switching power regulator.
- 3. No requirement for decoupling caps for **PWR** reference



#### Table 67. I2C Signal Connections

| Jetson TX1 Pin Name | Type | Termination  | Description  |
|---------------------|------|--|--|
| I2C_GPO_CLK/DAT     | I/OD | 1kΩ pull-ups to <b>VDD_1V8</b> on Jetson TX1             | General I2C 0 Clock & Data. Connect to CLK & Data pins of any 1.8V devices                               |
| I2C_GP1_CLK/DAT     | I/OD | $1 k\Omega$ pull-ups to <b>VDD_3V3_SYS</b> on Jetson TX1 | General I2C 1 Clock & Data. Connect to CLK & Data pins of 3.3V devices.                                  |
| I2C_PM_CLK/DAT      | I/OD | $1kΩ$ pull-ups to <b>VDD_1V8</b> on Jetson TX1           | <b>Power Measurement I2C Clock &amp; Data.</b> Connect to <b>CLK &amp; Data</b> pins of any 1.8V devices |
| I2C_CAM_CLK/DAT     | I/OD | 1kΩ pull-ups to <b>VDD_1V8</b> on Jetson TX1             | Camera I2C Clock & Data. Connect to CLK & Data pins of any 1.8V devices                                  |
| DP0_AUX_CH+/-       | I/OD | See eDP/DP section for correct termination               | AUX Channel for eDP interface. Connect to AUX_CH+/-  |
| DP1_AUX_CH+/-       | I/OD | See HDMI/DP sections for correct termination             | DP_AUX Channel (DP) or DDC I2C 2 Clock & Data (HDMI). Connect to AUX_CH+/- (DP) or SCL/SDA (HDMI)        |

Note:

- 1. If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.
- 2. For I2C interfaces that are pulled up to 1.8V, disable the E\_IO\_HV option for these pads. For I2C interfaces that are pulled up to 3.3V, enable the E\_IO\_HV option. The E\_IO\_HV option is selected in the Pinmux registers.

#### De-bounce

The tables below contain the allowable De-bounce settings for the various I2C Modes.

Table 68. De-bounce Settings

| I2C Mode | Clock Source | Source Clock Freq | 12C Source Divisor | Sm/Fm Divisor | De-bounce Value | I2C SCL Freq |
|----------|--------------|-------------------|--------------------|---------------|-----------------|--------------|
|          |              |                   |                    |               | 0               | 1016KHz      |
| Fm+      | PLLP_OUT0    | 408MHz            | 5 (0x04)           | 10 (0x9)      | 5:1             | 905.8KHz     |
|          |              |                   |                    |               | 7:6             | 816KHz       |
|          |              |                   |                    |               |                 |              |
| Fm       | PLLP_OUT0    | 408MHz            | 5 (0x4)            | 26 (0x19)     | 7:0             | 392KHz       |
|          |              |                   |                    |               |                 |              |
| Sm       | PLLP_OUT0    | 408MHz            | 20 (0x13)          | 26 (0x19)     | 7:0             | 98KHz        |

Note: Sm = Standard Mode, Fm = Fast Mode & Fm+ = Fast Mode Plus.

### 11.2 SPI


The Jetson TX1 brings out three of the Tegra SPI interfaces. See the Figure below.

Table 69. Jetson TX1 SPI Pin Descriptions

| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description   | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type  |
|------|---------------------|-----------------|---------------------|--------------------------------------|-----------|-----------|
| E3   | SPIO_CLK            | SPI4_SCK        | SPI 0 Clock         |                                      | Bidir     | CMOS-1.8V |
| F3   | SPIO_CSO#           | SPI4_CS0        | SPI 0 Chip Select 0 | Display Connector                    | Bidir     | CMOS-1.8V |
| E4   | SPI0_MISO           | SPI4_MISO       | SPI 0 MISO          | Display Connector                    | Bidir     | CMOS-1.8V |
| F4   | SPI0_MOSI           | SPI4_MOSI       | SPI 0 MOSI          |                                      | Bidir     | CMOS-1.8V |
| G13  | SPI1_CLK            | SPI1_SCK        | SPI 1 Clock         |                                      | Bidir     | CMOS-1.8V |
| E14  | SPI1_CSO#           | SPI1_CS0        | SPI 1 Chip Select 0 | E                                    | Bidir     | CMOS-1.8V |
| F14  | SPI1_MISO           | SPI1_MISO       | SPI 1 MISO          | Expansion Header                     | Bidir     | CMOS-1.8V |
| F13  | SPI1_MOSI           | SPI1_MOSI       | SPI 1 MOSI          |                                      | Bidir     | CMOS-1.8V |
| H14  | SPI2_CLK            | SPI2_SCK        | SPI 2 Clock         |                                      | Bidir     | CMOS-1.8V |
| G16  | SPI2_CSO#           | SPI2_CS0        | SPI 2 Chip Select 0 |                                      | Bidir     | CMOS-1.8V |
| F16  | SPI2_CS1#           | SPI2_CS1        | SPI 2 Chip Select 1 | Display/Camera Conns.                | Bidir     | CMOS-1.8V |
| H15  | SPI2_MISO           | SPI2_MISO       | SPI 2 MISO          |                                      | Bidir     | CMOS-1.8V |
| G15  | SPI2_MOSI           | SPI2_MOSI       | SPI 2 MOSI          |                                      | Bidir     | CMOS-1.8V |




Figure 32. SPI Connections



The figure below shows the basic connections used.

Figure 33. Basic SPI Master/Slave Connections



### **SPI Design Guidelines**

Figure 34. SPI Point-Point Topology




Figure 35. SPI Star Topologies





Figure 36. SPI Daisy Topologies





### Table 70. SPI Interface Signal Routing Requirements

| Parameter                                   |                        | Requirement             | Units      | Notes        |
|---|------------------------|-------------------------|------------|--------------|
| Max Frequency                               |                        | 65                      | MHz        |              |
| Configuration / Device Organization         |                        | 4                       | load       |              |
| Max Loading (total of all loads)            |                        | 15                      | pF         |              |
| Reference plane                             |                        | GND                     |            |              |
| Breakout Region Impedance                   |                        | Minimum width & spacing |            |              |
| Max PCB breakout delay                      |                        | 75                      | ps         |              |
| Trace Impedance                             |                        | 50 – 60                 | Ω          | ±15%         |
| Via proximity (Signal to reference)         |                        | < 3.8 (24)              | mm (ps)    | See Note 1   |
| Trace spacing                               | Microstrip / Stripline | 4x / 3x                 | dielectric |              |
| Max Trace Length/Delay (PCB Main Trunk)     | Point-Point            | 195 (1228)              | mm (ps)    |              |
| For MOSI, MISO, SCK & CS                    | 2x-Load Star/Daisy     | 120 (756)               |            |              |
| Max Trace Length/Delay (Branch-A)           | 2x-Load Star/Daisy     | 75 (472)                | mm (ps)    |              |
| for MOSI, MISO, SCK & CS                    |                        |                         |            |              |
| Max Trace Length/Delay (Branch-B)           | 2x-Load Star/Daisy     | 75 (472)                | mm (ps)    |              |
| for MOSI, MISO, SCK & CS                    |                        |                         |            |              |
| Max Trace Length/Delay Skew from MOSI, MISO | O & CS to SCK          | 16 (100)                | mm (ps)    | At any point |

Note: Up to 4 signal Vias can share a single GND return Via

Table 71. SPI Signal Connections

| Jetson TX1 Pin Names | Туре | Termination                      | Description  |
|----------------------|------|----------------------------------|--|
| SPI[2:0]_CLK         | 1/0  | SPIO_CLK has 120Ω Bead in series | SPI Clock.: Connect to Peripheral CLK pin(s)                     |
|                      |      | (on Jetson TX1).                 |  |
| SPI[2:0]_MOSI        | 1/0  |                                  | SPI Data Output: Connect to Slave Peripheral MOSI pin(s)         |
| SPI[2:0]_MISO        | 1/0  |                                  | SPI Data Input: Connect to Slave Peripheral MISO pin(s)          |
| SPI[2:1]_CS[1:0]#    | 1/0  |                                  | SPI Chip Selects.: Connect one CS_N pin per SPI IF to each Slave |
| SPIO_CSO#            |      |                                  | Peripheral <b>CS</b> pin on the interface                        |

Table 72. Recommended SPI observation (test) points for initial boards

| Test Points Recommended           | Location                       |
|-----------------------------------|--------------------------------|
| One for each SPI signal line used | Near Jetson TX1 & Device pins. |

## 11.3 **UART**

The Jetson TX1 brings three UARTs out to the main connector. One of the UARTs is used for the Wi-Fi/BT on the Jetson TX1. See Figure below for typical assignments of the three available UARTs.

Table 73. Jetson TX1 UART Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                                   | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type  |
|-------|---------------------|-----------------|---|--------------------------------------|-----------|-----------|
| H11   | UARTO_CTS#          | UART1_CTS       | UART 0 Clear to Send                                |                                      | Input     | CMOS-1.8V |
| G11   | UARTO_RTS#          | UART1_RTS_N     | UART 0 Request to Send UART 0 Receive  Debug Header |                                      | Output    | CMOS-1.8V |
| G12   | UARTO_RX            | UART1_RX        |   |                                      | Input     | CMOS-1.8V |
| H12   | UARTO_TX            | UART1_TX        | UART 0 Transmit                                     |                                      | Output    | CMOS-1.8V |
| E10   | UART1_CTS#          | UART3_CTS       | UART 1 Clear to Send                                |                                      | Input     | CMOS-1.8V |
| E9    | UART1_RTS#          | UART3_RTS       | UART 1 Request to Send                              | quest to Send                        |           | CMOS-1.8V |
| D10   | UART1_RX            | UART3_RX        | UART 1 Receive                                      | Serial Port Header                   | Input     | CMOS-1.8V |
| D9    | UART1_TX            | UART3_TX        | UART 1 Transmit                                     |                                      | Output    | CMOS-1.8V |
| A15   | UART2_CTS#          | UART2_CTS       | UART 2 Clear to Send                                |                                      | Input     | CMOS-1.8V |
| A16   | UART2_RTS#          | UART2_RTS       | UART 2 Request to Send                              | ]                                    | Output    | CMOS-1.8V |
| B15   | UART2_RX            | UART2_RX        | UART 2 Receive                                      | M.2 Key E                            |           | CMOS-1.8V |
| B16   | UART2_TX            | UART2_TX        | UART 2 Transmit                                     |                                      | Output    | CMOS-1.8V |



Figure 37. Jetson TX1 UART Connections




Table 74. UART Signal Connections

| Ball Name      | Туре | Termination | Description   |  |
|----------------|------|-------------|---|--|
| UART[2:0]_TX   | 0    |             | UART Transmit: Connect to Peripheral RXD pin of device        |  |
| UART[2:0]_RX   | 1    |             | UART Receive: Connect to Peripheral TXD pin of device         |  |
| UART[2:0]_CTS# | 1    |             | UART Clear to Send: Connect to Peripheral RTS_N pin of device |  |
| UART[2:0]_RTS# | 0    |             | UART Request to Send: Connect to Peripheral CTS pin of device |  |

### 11.4 Fan

Jetson TX1 provides PWM and Tachometer functionality for controlling a fan as part of the thermal solution. Information on the PWM and Tachometer pins/functions can be found in the following locations:

#### Jetson TX1 Module Pin Mux:

This is used to configure the FAN\_PWM & FAN\_TACH pins. The FAN\_PWM pin is configured as PM3\_PW M3. The FAN\_TACH pin is configured as a GPIO.

#### Tegra X1 (SoC) Technical Reference Manual:

Functional descriptions and related registers can be found in the TRM for the FAN\_PWM (PWM chapter).

#### Jetson TX1 Developer Kit Carrier Board Specification:


■ The document contains the maximum current capability of the VDD\_5V0\_IO\_SYS supply in the Interface Power chapter (VDDIO\_5V0\_IO\_SLP comes from that supply). The fan is powered by this supply on the Jetson TX1 Developer Kit carrier board.



Table 75. Jetson TX1 Fan Pin Descriptions


| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description | Usage on the Carrier<br>Board | Direction | Pin Type    |
|------|---------------------|-----------------|-------------------|-------------------------------|-----------|-------------|
| C16  | FAN_PWM             | GPIO_PE7        | Fan PWM           | Fan                           | Output    | CMOS - 1.8V |
| B17  | FAN TACH            | GPIO PK7        | Fan Tach          | rdii                          | Input     | CMOS-1.8V   |

Figure 38. Jetson TX1 Fan Connections



### 11.5 Debug & Test

Figure 39. Debug Connections



- Note: 1. Pull-ups or Pull-downs are present on the UART TX & RTS lines for RAM Code strapping.
  - 2. If level shifter is implemented, pull-ups are required the RX & CTS lines on the non-Jetson TX1 side of the level shifter. This is required to keep the inputs from floating and toggling when no device is connected to the debug UART.
  - 3. Check preferred JTAG debugger documentation for JTAG PU/PD recommendations.

#### 11.5.1 JTAG

JTAG is not required, but may be useful for new design bring-up. Note that the Tegra **JTAG\_TRST\_N** pin (JTAG\_GP0 on Jetson TX1 connector) is not used as a conventional JTAG reset line. Instead, this pin selects whether JTAG is to be used for communicating with the Tegra CPU complex, or for Test/Scan purposes. When **JTAG\_TRST\_N** is pulled low, the JTAG



interface is enabled for access to the CPU complex. When high, it is in Test/Scan mode. In order to reset the JTAG block, a reset command is used rather than toggling the connector **TRST\_N** pin.

Table 76. Jetson TX1 JTAG Pin Descriptions

| Pin # | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description     | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type    |
|-------|---------------------|-----------------|-----------------------|--------------------------------------|-----------|-------------|
| B13   | JTAG_GP0            | JTAG_TRST_N     | JTAG Test Reset       |                                      | Input     | CMOS-1.8V   |
| A14   | JTAG_RTCK           | JTAG_RTCK       | JTAG Return Clock     |                                      | Input     | CMOS – 1.8V |
| B11   | JTAG_TCK            | JTAG_TCK        | JTAG Test Clock       | JTAG Header & Debug                  | Input     | CMOS-1.8V   |
| B12   | JTAG_TDI            | JTAG_TDI        | JTAG Test Data In     | Connector                            | Input     | CMOS – 1.8V |
| A13   | JTAG_TDO            | JTAG_TDO        | JTAG Test Data Out    |                                      | Output    | CMOS-1.8V   |
| A12   | JTAG_TMS            | JTAG_TMS        | JTAG Test Mode Select |                                      | Input     | CMOS – 1.8V |

Table 77. JTAG Connections

| Jetson TX1 Pin | Type | Termination                            | Description  |  |  |  |
|----------------|------|--|--|--|--|--|
| Name           |      |  |  |  |  |  |
| JTAG_TMS       | I    |  | JTAG Mode Select: Connect to TMS pin of connector                              |  |  |  |
| JTAG_TCK       | - 1  | 100k $\Omega$ to <b>GND</b> (on Jetson | JTAG Clock: Connect to TCK pin of connector                                    |  |  |  |
|                |      | TX1)                                   |  |  |  |  |
| JTAG_TDO       | 0    |  | JTAG Data Out: Connect to TDO pin of connector                                 |  |  |  |
| JTAG_TDI       | - 1  |  | JTAG Data In: Connect to TDI pin of connector                                  |  |  |  |
| JTAG_RTCLK     | - 1  |  | JTAG Return Clock: Connect to RTCK pin of connector                            |  |  |  |
| JTAG_GP0       | I    | 100kΩ to <b>GND</b> &                  | JTAG General Purpose Output:   |  |  |  |
|                |      | 0.1uF to GND (on Jetson                | - Normal operation: Leave series resistor from JTAG_GP0 not stuffed.           |  |  |  |
|                |      | TX1)                                   | - Boundary Scan test mode: Connect JTAG_GP0 to VDD_1V8 (install 0Ω resistor as |  |  |  |
|                |      |  | shown).  |  |  |  |

### 11.5.2 Debug UART

Jetson TX1 provides UART0 for debug purposes. The connections are shown in the Figure 39 and described in the table below.

Table 78. Debug UART Connections


| Jetson TX1 Pin | Type | Termination  | Description  |
|----------------|------|--|--|
| Name           |      |  |  |
| UARTO_TXD      | 0    | $4.7k\Omega$ to <b>GND</b> or VDD_1V8 on Jetson TX1 for  | UART #0 Transmit: Connect to RX pin of serial device         |
|                |      | RAM Code strapping                                       |  |
| UARTO_RXD      | _    | If level shifter implemented, $100k\Omega$ to supply     | UART #0 Receive: Connect to TX pin of serial device          |
|                |      | on the non-Jetson TX1 side of the device.                |  |
| UARTO_RTS#     | 0    | 4.7k $\Omega$ to <b>GND</b> or VDD_1V8 on Jetson TX1 for | UART #0 Request to Send: Connect to CTS pin of serial device |
|                |      | RAM Code strapping                                       |  |
| UARTO_CTS#     | - 1  | If level shifter implemented, $100k\Omega$ to supply     | UART #0 Clear to Send: Connect to RTS pin of serial device   |
|                |      | on the non-Jetson TX1 side of the device.                |  |



### 11.5.3 Boundary Scan Test Mode


In order to support Boundary Scan Test mode, the Tegra JTAG\_TRST\_N pin must be pulled high and Tegra must be held in reset without resetting the PMIC. The figure below illustrates this. Other requirements related to supporting Boundary Scan Test mode are described in the "Tegra X1 Series Boundary Scan Requirements & Usage" document.

Figure 40. Boundary Scan Connections



### 11.6 Strapping Pins

Figure 41. Force Recovery Strap Connections





#### Table 79. Power-on Strapping Breakdown

| Jetson TX1 Pin<br>Name | Tegra X1 Ball Name | Strap Options | Tegra X1<br>Internal<br>PU/PD | Jetson TX1<br>PU/PD     | Description  |
|------------------------|--------------------|---------------|-------------------------------|-------------------------|--|
| FORCE_RECOV#           | BUTTON_VOL_UP      | REC_MODE1     | ~100kΩ PU                     |                         | Recovery Mode [2:1]  |
| CHARGING#              | BUTTON_VOL_DOWN    | REC_MODE2     | ~100kΩ PU                     |                         | x1: Normal boot from secondary device  |
|                        |                    |               |                               |                         | 10: Forced Recovery Mode<br>00: Reserved<br>See critical warning in note 1   |
| UARTO_TX               | UAR1_TX            | RAM_CODE1     | ~100kΩ PD                     | 4.7kΩ PD or<br>4.7KΩ PU | Selects one of four DRAM configuration sets within the BCT. For Nvidia use only.   |
| UARTO_RTS              | UART1_RTS          | RAM_CODE0     | ~100kΩ PD                     | 4.7kΩ PD or<br>4.7KΩ PU | See critical warning in Note 2.  |
| UART1_TX               | UART3_TX           | BOOT_SELECT2  | ~100kΩ PD                     | 4.7kΩ PD                | Software reads value and determines Boot device  |
| NA                     | UART4_TX           | BOOT_SELECT1  | ~100kΩ PD                     | 4.7kΩ PD                | to be configured and used  |
| NA                     | UART4_RTS          | BOOT_SELECTO  | ~100kΩ PD                     | 4.7kΩ PD                | 000 = eMMC x8 BootModeOFF, 512-byte page. Maps to SDMMC w/config=0x0001 size. 26MHz 001 - 111 Reserved See Notes 3 & 4 See critical warning in Note 5. |

- 1. If the CHARGING# pin is used in a design, it must not be driven or pulled low during power-on at the same time as FORCE\_RECOV# is pulled low for Recovery Mode as this would change the strapping and select a reserved mode.

  Violating this requirement will prevent the system from entering Recovery Mode.
- 2. If UARTO\_TX and/or UARTO\_RTS are used in a design, they must not be driven or pulled high or low during power-on. Violating this requirement can change the RAM\_CODE strapping and result in functional failures.
- 3. The above BOOT\_SELECT option is only in effect in "regular boot" conditions i.e. cold boot. If "Forced Recovery" mode is detected (FORCE\_RECOV# low at boot), that mode take precedence over the eMMC boot device choice.
- 4. eMMC boot does not use either the normal boot mode or alternate boot mode supported by the eMMC spec. The Tegra X1 BootROM uses the Card Identification mode for booting from eMMC.
- 5. If UART1\_TX is used in a design, it must not be driven or pulled high during power-on as this would affect the BOOT SELECT strapping. *Violating this requirement will likely prevent the system from booting*.



Note:

Jetson TX1 signals that come from Tegra X1 may glitch when the associated power rail is enabled. This may affect pins that are used as GPIO outputs. Designers should take this into account. GPIO outputs that must maintain a low state even while the power rail is being ramped up may require special handling.

### 12.1 Internal Pull-ups for CZ Type Pins at Power-on

The MPIO pads of type CZ (see note) are on blocks that can be powered at 1.8V or 3.3V. If the associated block is powered at 1.8V, the internal pull-up at initial power-on is not effective. The signal may only be pulled up a fraction of the 1.8V rail. Once the system boots, software can configure the pins for 1.8V operation and the internal pull-ups will work correctly. Signals that need the pull-ups during power-on should have external pull-up resistors added. If the associated block is powered at 3.3V by default, the pull-ups work correctly. The affected pins listed below. These are the Jetson TX1 CZ Type Pins on blocks powered at 1.8V with Power-on-Reset Default of Internal Pull-up Enabled. The SD\_CARD pins are CZ type, but the associated power rail is not enabled at power-on-software enables this at a later time. As long as the software configures the pins appropriately for the voltage, the issue will not affect the SD\_CARD pins.

- SDIO\_DATO - SDIO\_CMD
- SDIO\_DAT1 - SPI2\_CS0
- SDIO\_DAT2 - SPI2\_CS1
- SDIO\_DAT3

**Note:** The Pin Descriptions section of Jetson TX1 Data Sheet includes the pin type information.

### 12.2 Schmitt Trigger Usage

The MPIO pins have an option to enable or disable Schmitt Trigger mode on a per-pin basis. This mode is recommended for pins used for edge-sensitive functions such as input clocks, or other functions where each edge detected will affect the operation of a device. Schmitt Trigger mode provides better noise immunity, and can help avoid extra edges from being "seen" by the Tegra inputs. Input clocks include the I2S & SPI clocks (I2Sx\_SCLK & SPIx\_SCK) when Tegra is in slave mode. The FAN\_TACH pin is another input that could be affected by noise on the signal edges. The SD\_CARD\_CLK & SDIO\_CLK pins (Tegra SDMMC[1,3]\_CLK functions), while used to output the clock, also sample the clock at the input to help with read timing. Therefore, the SD\_CARD\_CLK & SDIO\_CLK pins may benefit from enabling Schmitt Trigger mode. Care should be taken if the Schmitt Trigger mode setting is changed from the default initialization mode as this can have an effect on interface timing.

# 12.3 Pins Pulled/Driven High During Power-on

The Jetson TX1 is powered up before the carrier board (See Power Sequencing section). The table below lists the pins on Jetson TX1 that default to being pulled or driven high. Care must be taken on the carrier board design to ensure that any of these pins that connect to devices on the carrier board (or devices connected to the carrier board) do not cause damage or excessive leakage to those devices. The SD\_CARD pins are not included because the associated power rail is not enabled at power-on – software enables this at a later time. Some of the ways to avoid issues with sensitive devices are:

- External pull-downs on the carrier board that are strong enough to keep the signals low are one solution, given that this does not affect the function of the pin. This will not work with RESET\_IN# which is actively driven high.
- Buffers or level shifters can be used to separate the signals from devices that may be affected. The buffer/shifter should be disabled until the device power is enabled.



Table 80. Jetson TX1 Pins Pulled/Driven High by Tegra Prior to CARRIER\_PWR\_ON Active

| Jetson TX1 Pin | Power-on Reset   | Pull-up Strength | Jetson TX1 Pin | Power-on Reset   | Pull-up Strength |
|----------------|------------------|------------------|----------------|------------------|------------------|
|                | Default          | (kΩ)             |                | Default          | (kΩ)             |
| RESET_IN#      | Driven High      | na               | JTAG_TMS       | Internal Pull-up | ~100             |
| POWER_BTN#     | Internal Pull-up | ~100             | JTAG_TDI       | Internal Pull-up | ~100             |
| FORCE_RECOV#   | Internal Pull-up | ~100             | SPIO_CSO#      | Internal Pull-up | ~15              |
| CHARGING#      | Internal Pull-up | ~100             | SPI1_CSO#      | Internal Pull-up | ~15              |
| SLEEP#         | Internal Pull-up | ~100             | SPI1_CS1#      | Internal Pull-up | ~15              |
| UART1_CTS#     | Internal Pull-up | ~100             | SPI2_CS0#      | Internal Pull-up | ~18              |
| UART2_RX       | Internal Pull-up | ~100             | SPI2_CS1#      | Internal Pull-up | ~18              |

Table 81. Jetson TX1 Pins Pulled High on the Module with External Resistors to Supply that is on Prior to CARRIER\_PWR\_ON Active

| Jetson TX1 Pin  | Pull-up Supply<br>Voltage (V) | External<br>Pull-up (kΩ) | Jetson TX1 Pin | Pull-up Supply<br>Voltage (V) | External<br>Pull-up (kΩ) |
|-----------------|-------------------------------|--------------------------|----------------|-------------------------------|--------------------------|
| VIN_PWR_BAD#    | 5.0                           | 10                       | USB0_EN_OC#    | 3.3                           | 100                      |
| RESET_OUT#      | 1.8                           | 4.7                      | USB1_EN_OC#    | 3.3                           | 100                      |
| I2C_GPO_CLK/DAT | 1.8                           | 1.0                      | PEX0_CLKREQ#   | 3.3                           | 47                       |
| I2C_GP1_CLK/DAT | 3.3                           | 1.0                      | PEXO_RST#      | 3.3                           | 47                       |
| I2C_PM_CLK/DAT  | 1.8                           | 1.0                      | PEX1_CLKREQ#   | 3.3                           | 47                       |
| I2C_CAM_CLK/DAT | 1.8                           | 1.0                      | PEX1_RST#      | 3.3                           | 47                       |
| SPI2_CS0#       | 1.8                           | 100                      | PEX_WAKE#      | 3.3                           | 47                       |
| SPI2_CS1#       | 1.8                           | 100                      |                |                               |                          |

# 12.4 Pad Drive Strength

The table below provides the maximum MPIO pad output drive current when the pad is configured for the maximum DRVUP/DRVDN values (11111b). The MPIO pad types include the ST, DD, CZ and LV\_CZ type pads. The pad types can be found in the Jetson TX1 Module Data Sheet.

Table 82. MPIO Maximum Output Drive Current

| I <sub>OL</sub> /I <sub>OH</sub> | Pad Type       | V <sub>OL</sub> | V <sub>OH</sub> |
|----------------------------------|----------------|-----------------|-----------------|
| +/- 1mA                          | ST             | 0.15*VDD        | 0.8*VDD         |
| +/- 1mA                          | DD             | 0.15*VDD        | 0.8*VDD         |
| +/- 1mA                          | CZ (1.8V mode) | 0.15*VDD        | 0.85*VDD        |
| +/- 1mA                          | CZ (3.3V mode) | 0.15*VDD        | 0.85*VDD        |
| +/- 1mA                          | LV_CZ          | 0.15*VDD        | 0.85*VDD        |
|                                  |                |                 |                 |
| +/- 2mA                          | ST             | 0.15*VDD        | 0.7*VDD         |
| +/- 2mA                          | DD             | 0.175*VDD       | 0.7*VDD         |
| +/- 2mA                          | CZ (1.8V mode) | 0.25*VDD        | 0.75*VDD        |
| +/- 2mA                          | CZ (3.3V mode) | 0.15*VDD        | 0.75*VDD        |
| +/- 2mA                          | LV_CZ          | 0.25*VDD        | 0.75*VDD        |



## 13.0 UNUSED INTERFACE TERMINATIONS

# 13.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces

The following Jetson TX1 pins (& groups of pins) are Tegra MPIO pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed below that are not used can be left unconnected.

Table 83. Unused MPIO pins / Pin Groups

| Jetson TX1 Pins / Pin Groups | Jetson TX1 Pins / Pin Groups |
|------------------------------|------------------------------|
| SLEEP#                       | CAM Control, Clock           |
| BATLOW#                      | SDIO, SDMMC                  |
| FORCE_RECOV#                 | AUDIO_x                      |
| RESET_OUT#                   | 12S                          |
| WDT_TIME_OUT#                | UART                         |
| CARRIER_STBY#                | I2C                          |
| CHARGER_PRSNT#               | SPI                          |
| CHARGING#                    | TOUCH_x                      |
| USBx_EN_OC#                  | WIFI_WAKE_x                  |
| PEXx_REFCLK/RST/CLKREQ/WAKE  | MODEM_x, MDM2AP_x, AP2MDM_x  |
| LCD0_BKLT_PWM, FAN_PWM       | GPIO_EXP[1:0]_INT            |
| LCD_x                        | ALS_PROX_INT, MOTION_INT     |
| DPO_HPD, DP1_HPD, HDMI_CEC   | JTAG                         |

# 13.2 Unused Special Function Interfaces

See the Unused Special Function Pins section in the Checklist at the end of this document.



# 14.0 DESIGN CHECKLIST

The checklist below is intended to help ensure that the correct connections have been made in a design. The check items describe connections for the various interfaces and the "Same/Diff/NA" column is intended to be used to indicate whether the design matches the check item description, is different, or is not applicable to the design.

Table 84. Checklist

| Check Item Description   |                                 |  |   |  |  |
|--|---------------------------------|--|---|--|--|
| Jetson TX1 Signal Ter  | minations (Present on the modul | e - shown for reference only)  |   |  |  |
| Note: Internal refers to Tegra X1 internal Pull-up/down resistors. External refers to resistors added on the module. |                                 |  |   |  |  |
|  | Parallel Termination            | Series Termination   |   |  |  |
| LICE (DCI:   | raialiei Terriiliation          | Series reminiation   |   |  |  |
| USB/PCIe   | Ta                              |  |   |  |  |
| USBO_EN_OC#  | External 100KΩ Pull Up to 3.3V  | -  |   |  |  |
| USB1_EN_OC#  | External 100KΩ Pull Up to 3.3V  | - Control of the Cont |   |  |  |
| USBO_VBUS_DET  |                                 | Level shifter between Tegra & Jetson TX1 USBO_VBUS_DET pin   |   |  |  |
| PEX0_CLKREQ#   | External 47KΩ Pull Up to 3.3V   | -  |   |  |  |
| PEXO_RST#  | External 47KΩ Pull Up to 3.3V   | -  |   |  |  |
| PEX1_CLKREQ#   | External 47KΩ Pull Up to 3.3V   | -  |   |  |  |
| PEX1_RST#  | External 47KΩ Pull Up to 3.3V   | -  |   |  |  |
| PEX_WAKE#  | External 47KΩ Pull Up to 3.3V   | -  |   |  |  |
| HDMI/DP/eDP  |                                 |  |   |  |  |
| DP0_HPD  | Internal Pull Down              | -  |   |  |  |
| DP1_HPD  | Internal Pull Down              | -  |   |  |  |
| 12C  |                                 |  |   |  |  |
| I2C GPO CLK/DAT  | External 1KΩ Pull Up to 1.8V    | _  |   |  |  |
| I2C GP1 CLK/DAT  | External 1KΩ Pull Up to 3.3V    | _  |   |  |  |
| I2C_PM_CLK/DAT   | External 1KΩ Pull Up to 1.8V    | _  |   |  |  |
| I2C CAM CLK/DAT  | External 1KΩ Pull Up to 1.8V    | -  |   |  |  |
| SPI  |                                 |  |   |  |  |
| SPIO_MOSI  | Internal Pull Down              | _  |   |  |  |
| SPIO_MISO  | Internal Pull Down              | _  |   |  |  |
| SPIO CLK   | Internal Pull Down              | _  |   |  |  |
| SPIO_CSO#  | Internal Pull Up to 1.8V        | _  |   |  |  |
| SPI1 MOSI  | Internal Pull Down              | _  |   |  |  |
| SPI1_MISO  | Internal Pull Down              | _  |   |  |  |
| SPI1_CLK   | Internal Pull Down              | _  |   |  |  |
| SPI1 CSO#  | Internal Pull Up to 1.8V        | _  |   |  |  |
| SPI1 CS1#  | Internal Pull Up to 1.8V        | _  |   |  |  |
| SPI2 MOSI  | Internal Pull Down              | _  |   |  |  |
| SPI2 MISO  | Internal Pull Down              | _  |   |  |  |
| SPI2 CLK   | Internal Pull Down              | _  |   |  |  |
| SPI2_CS0#  | External 100KΩ Pull Up to 1.8V  | _  |   |  |  |
| SPI2_CS1#  | External 100KΩ Pull Up to 1.8V  | _  |   |  |  |
| SD Card  |                                 |  |   |  |  |
| SDCARD CMD   | Internal Pull Up to 1.8V/3.3V   |  |   |  |  |
| SDCARD_D[3:0]  | Internal Pull Up to 1.8V/3.3V   | _  |   |  |  |
| SDCARD_CD#   | Internal Pull Up to 1.8V        | _  |   |  |  |
| SDCARD WP  | Internal Pull Up to 1.8V        | _  |   |  |  |
| SDIO   | Tinternal Fail Op to 1.04       |  | 1 |  |  |
|  | Internal Dull He to 1 0V        |  | 1 |  |  |
| SDIO_CMD<br>SDIO_D[3:0]  | Internal Pull Up to 1.8V        | <u>-</u>   |   |  |  |
|  | Initemal Full Op to 1.0V        |  |   |  |  |
| Embedded Display   | 1                               |  |   |  |  |
| LCD_TE   | Internal Pull Down              |  |   |  |  |
| GPIO   |                                 |  |   |  |  |
| GPIO19/AUD_RST   | Internal Pull Up to 1.8V        | -  |   |  |  |
| GPIO6/TOUCH_INT  | Internal Pull Up to 1.8V        | _  |   |  |  |
| GPIO8/ALS_PROX_INT   | Internal Pull Up to 1.8V        | -  |   |  |  |



#### DVIDIA

|  |   |  | -            |
|--|---|--|--------------|
| Check Item Description   |   |  | Same/Diff/NA |
| GPIO9/MOTION INT   | Internal Pull Up to 1.8V                            | -  |              |
| GPIO10/WIFI_WAKE_AP  | Internal Pull Up to 1.8V                            | _  |              |
| GPIO13/BT_WAKE_AP  | Internal Pull Up to 1.8V                            | _  |              |
| GPIO16/MDM WAKE AP   | Internal Pull Up to 1.8V                            | _  |              |
| GPIO17/MDM2AP_READY  | Internal Pull Up to 1.8V                            | _  |              |
|  | ·   |  |              |
| GPIO18/MDM_COLDBOOT  | Internal Pull Up to 1.8V                            |  |              |
| GPIO_EXPO_INT  | Internal Pull Up to 1.8V                            | -  |              |
| GPIO_EXP1_INT  | Internal Pull Up to 1.8V                            | _  |              |
| System Control   |   |  |              |
| VIN PWR BAD#   | External 10KΩ Pull Up to 5.0V                       |  |              |
| CARRIER_PWR_ON   | External 10kΩ pull-up to 3.3V                       |  |              |
| FORCE_RECOV#   | Internal Pull Up to 1.8V                            | _  |              |
| SLEEP#   | Internal Pull Up to 1.8V                            | _  |              |
| POWER BTN#   | External 100kΩ pull-up to 1.8V near Tegra           | BAT54CW Schottky barrier diodes  |              |
| TOWER_BINA   | (module pin side) & external $10k\Omega$ pull-up to | BA134CW Schottky barrier diodes  |              |
|  | 1.8V on the other side of a diode                   |  |              |
| DECET IN   |   |  |              |
| RESET_IN   | External 4.7KΩ Pull Up to 1.8V                      |  |              |
| RESET_OUT#   | External 4.7kΩ pull-up to 1.8V near Tegra           | _  |              |
|  | (module pin side) & external 4.7kΩ pull-up          |  |              |
|  | to 1.8V on the other side of a diode                |  |              |
| FAN_TACH   | Internal Pull Up to 1.8V                            |  |              |
| Charging   |   |  |              |
| CHARGER PRSNT#   | Internal PMIC Pull Up to 5.0V                       | <b>-</b> .   |              |
| CHARGING#  | Internal Pull Up to 1.8V                            | _  |              |
| BATLOW#  | Internal Pull Up to 1.8V                            | _  |              |
|  | internal Fall op to 1.00                            |  |              |
| JTAG   |   |  | 1            |
| JTAG_TCLK  | External 100KΩ Pull Down to GND                     | -  |              |
| JTAG_GP0   | External 100KΩ Pull Down to GND & 0.1uF             | <b>-</b> -   |              |
|  | capacitor to GND                                    |  |              |
| <b>Carrier board Signal Te</b>   | rminations  |  |              |
| Carrier Board Orginal Feb  |   | Contraction  |              |
|  | Parallel Termination                                | Series Termination   |              |
| USB/PCIe/SATA  |   |  |              |
|  |   |  |              |
| USB_SS0_TX+/-  | -   | 0.1uF capacitors   |              |
| USB_SS0_TX+/-<br>USB_SS1_TX+/-   |   | 0.1uF capacitors     0.1uF capacitors  |              |
|  |   | •  |              |
| USB_SS1_TX+/-<br>USB_SS0_RX+/-   | -   | 0.1uF capacitors 0.1uF capacitors if directly connected  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/-  |   | 0.1uF capacitors     0.1uF capacitors if directly connected     0.1uF capacitors if directly connected   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/-   | -<br>-<br>-<br>-                                    | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/-  | -<br>-<br>-<br>-<br>-                               | 0.1uF capacitors  0.1uF capacitors if directly connected  0.1uF capacitors if directly connected  0.1uF capacitors  0.1uF capacitors   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/-   | -<br>-<br>-<br>-<br>-<br>-                          | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/-   | -<br>-<br>-<br>-<br>-                               | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/-  | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-                | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/-   | -<br>-<br>-<br>-<br>-<br>-                          | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/-  | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-                | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX2_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX2_RFU_RX+/-  | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-      | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/-  | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-      | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX2_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX2_RFU_RX+/-  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors 0.1uF capacitors if directly connected   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX2_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_RX+/-   |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX1_RX+/- PEX1_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_RX+/- Ethernet   |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX_RFU_TX+/-  PEX1_RX+/-  PEX2_RX+/-  PEX2_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  Ethernet  GBE_MDIO+/-   |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_RX+/- GBE_MDI0+/- GBE_MDI1+/-  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX_RFU_TX+/-  PEX1_RX+/-  PEX2_RX+/-  PEX2_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors   |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_TX+/- GBE_MDI0+/- GBE_MDI2+/- GBE_MDI3+/-  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX0_RX+/- PEX1_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_TX+/- GBE_MDI0+/- GBE_MDI2+/- GBE_MDI3+/- GBE_LINK100#   |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX_RFU_TX+/-  PEX0_RX+/-  PEX1_RX+/-  PEX2_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  Ethernet  GBE_MDI0+/-  GBE_MDI2+/-  GBE_MDI3+/-  GBE_LINK100#  GBE_LINK1000#  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors Under capacitors 0.01uF capacitors 0.0 |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX_RFU_TX+/-  PEX1_RX+/-  PEX2_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  GBE_MDI3+/-  GBE_LINK100#   |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors  |              |
| USB_SS1_TX+/- USB_SS0_RX+/- USB_SS1_RX+/- PEX0_TX+/- PEX1_TX+/- PEX1_TX+/- PEX2_TX+/- PEX_RFU_TX+/- PEX1_RX+/- PEX2_RX+/- PEX2_RX+/- PEX_RFU_RX+/- SATA_TX+/- SATA_TX+/- GBE_MDI0+/- GBE_MDI2+/- GBE_MDI3+/- GBE_LINK100# GBE_LINK1000# GBE_LINK_ACT#  |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors Under capacitors 0.01uF capacitors 0.0 |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX2_TX+/-  PEX0_RX+/-  PEX1_RX+/-  PEX2_RFU_RX+/-  PEX2_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  GBE_LINK1000#  GBE_LINK1000#  GBE_LINK_ACT#  DP[1:0] for eDP/DP                                     |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors Unification if directly connected 0.1uF capacitors 0.01uF capacitors 0.01u |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX2_TX+/-  PEX0_RX+/-  PEX1_RX+/-  PEX2_RFU_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  GBE_MDI3+/-  GBE_LINK1000#  GBE_LINK1000#  GBE_LINK_ACT#  DP[1:0] for eDP/DP  DP0_TX3+/-             |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors Under capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors  Magnetics near RI45 connector Magnetics near RI45 connector LED and Pull Up Current Limiting Circuit LED and Pull Up Current Limiting Circuit LED and Pull Up Current Limiting Circuit   |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX2_TX+/-  PEX0_RX+/-  PEX1_RX+/-  PEX2_RFU_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  GBE_MDI3+/-  GBE_LINK1000#  GBE_LINK1000#  GBE_LINK_ACT#  DP[1:0] for eDP/DP  DP0_TX3+/-  DP0_TX2+/- |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors  Magnetics near RJ45 connector Magnetics near RJ45 connector Magnetics near RJ45 connector LED and Pull Up Current Limiting Circuit 0.1uF capacitors 0.1uF capacitors   |              |
| USB_SS1_TX+/-  USB_SS0_RX+/-  USB_SS1_RX+/-  PEX0_TX+/-  PEX1_TX+/-  PEX2_TX+/-  PEX2_TX+/-  PEX0_RX+/-  PEX1_RX+/-  PEX2_RFU_RX+/-  PEX_RFU_RX+/-  SATA_TX+/-  SATA_TX+/-  GBE_MDI0+/-  GBE_MDI2+/-  GBE_MDI3+/-  GBE_LINK1000#  GBE_LINK1000#  GBE_LINK_ACT#  DP[1:0] for eDP/DP  DP0_TX3+/-             |   | 0.1uF capacitors 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors if directly connected 0.1uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors Under capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors 0.01uF capacitors  Magnetics near RI45 connector Magnetics near RI45 connector LED and Pull Up Current Limiting Circuit LED and Pull Up Current Limiting Circuit LED and Pull Up Current Limiting Circuit   |              |



#### **NVIDIA**

| <b>Check Item Descri</b>                    | ption                               |   |                             |                     |  |   | Same/Diff/NA |
|---|-------------------------------------|---|-----------------------------|---------------------|--|---|--------------|
| DP0_AUX_CH+                                 | -                                   | 100k $\Omega$ Pull-down to GND near connector (DP only) |                             |                     | P 0.1uF capacitors                               |   |              |
| DP0_AUX_CH-                                 |                                     | 100kΩ Pull-up to 3.3V near connector (DP only)          |                             | 0.1uF capacitors    |  |   |              |
| DPO_HPD                                     |                                     | 10kΩ Pull-up to   | 1.8V nea                    | r main conn. &      | Level Shifter (w/output toward main              |   |              |
|   |                                     | $100k\Omega$ Pull-down to GND on DP side of level       |                             |                     | connector) near main connector & $1k\Omega$      |   |              |
|   |                                     | shifter.  |                             |                     | resistor to DP conn                              | nector. Level shifter must                |              |
|   |                                     |   |                             |                     | be non-inverting.                                |   |              |
| DP1_TX3+/-                                  |                                     |   | -                           |                     | 0.1uF capacitors                                 | 0.1uF capacitors                          |              |
| DP1_TX2+/-                                  |                                     |   | -                           |                     | 0.1uF capacitors                                 |   |              |
| DP1_TX1+/-                                  |                                     |   | -                           |                     | 0.1uF capacitors                                 |   |              |
| DP1_TX0+/-                                  |                                     |   | -                           |                     | 0.1uF capacitors                                 |   |              |
| DP1_AUX_CH+                                 |                                     | 100kΩ Pull-dowr<br>only)                                | n to GND near connector (DP |                     | P 0.1uF capacitors                               | 0.1uF capacitors                          |              |
| DP1_AUX_CH-                                 |                                     | 100kΩ Pull-up to only)                                  | 3.3V ne                     | ar connector (DP    | 0.1uF capacitors                                 |   |              |
| DP1_HPD                                     |                                     | 10kΩ Pull-up to   | 1.8V nea                    | r main conn. &      | Level Shifter (w/ou                              | itput toward main                         |              |
| _   |                                     | 1   |                             | on DP side of leve  | , ,  | ain connector & 1kΩ                       |              |
|   |                                     | shifter.  |                             |                     | resistor to DP conn                              | nector. Level shifter must                |              |
|   |                                     |   |                             |                     | be non-inverting.                                |   |              |
| DP1 for HDMI                                |                                     |   |                             |                     |  |   |              |
| HDMI TXC+/-                                 |                                     | 499Ω, 1% resisto  | r to 6000                   | Ω bead to GND       | 0.1uF capacitors                                 |   |              |
| HDMI_TX0+/-                                 |                                     | 499Ω, 1% resisto  | r to 6000                   | Ω bead to GND       | 0.1uF capacitors                                 |   |              |
| HDMI_TX1+/-                                 |                                     | 499Ω, 1% resisto  | r to 6000                   | Ω bead to GND       | 0.1uF capacitors                                 |   |              |
| HDMI_TX2+/-                                 |                                     | 499Ω, 1% resisto  | r to 6000                   | Ω bead to GND       | 0.1uF capacitors                                 |   |              |
| HDMI_DDC_SCL/SDA                            |                                     | 10kΩ Pull-up to   | 3.3V nea                    | r main conn. &      | Bidirectional level                              | shifter between Pull-ups                  |              |
|   |                                     | 1.8kΩ Pull-up to  |                             |                     | in Parallel Termina                              | tion column                               |              |
| HDMI_HPD                                    |                                     | 10kΩ Pull-up to   |                             |                     | Level shifter (w/output toward main              |   |              |
|   |                                     | 100kΩ Pull-dowr   | to GND                      | near HDMI conn.     | connector) between                               | connector) between Pull-up & Pull-down in |              |
|   |                                     |   |                             |                     | Parallel Terminatio                              | n column. Level shifter                   |              |
|   |                                     |   |                             |                     | can be inverting or non-inverting. $100 k\Omega$ |   |              |
|   |                                     |   |                             |                     | series resistor between pull-down & HDMI         |   |              |
|   |                                     |   |                             |                     | connector.                                       |   |              |
| SD Card                                     |                                     |   |                             |                     |  |   |              |
| SDCARD_CMD                                  |                                     |   |                             |                     | 10Ω resistor (EMI)                               |   |              |
| SDCARD_D[3:0]                               |                                     |   | 10Ω resistor (EMI)          |                     |  |   |              |
| Power                                       |                                     |   |                             |                     |  |   |              |
| <b>Jetson TX1 Power</b>                     | Supplies                            |   |                             |                     |  |   |              |
| Supply (Carrier Board)                      | Usage                               |   | (V)                         | Supply Type         | Source   | Enable                                    |              |
| VDD_IN                                      | Main Supply from                    | Adapter   | 5.5-<br>19.6                | Adapter             | na   | na  |              |
| VDD_RTC                                     | Real-time clock su                  | pply  | 2.6-5.5                     | Jetson TX1          | VDD_5V0_SYS on                                   | na  |              |
|   |                                     |   |                             | PMIC                | Jetson TX1 or carrier                            |   |              |
|   |                                     |   |                             |                     | board (for charging)                             |   |              |
| <b>Carrier Board Sup</b>                    | plies                               |   |                             |                     |  |   |              |
| Supply (Carrier Board)                      | Usage                               |   | (V)                         | Supply Type         | Source   | Enable                                    |              |
| VDD_MUX                                     | Main power input                    | from DC Adapter   | 5.5-<br>19.6                | FETs                | DC Adapter                                       |   |              |
| VDD_5V0_IO_SYS                              | Main 5V supply                      |   | 5.0                         | DC/DC               | VDD_MUX  | CARRIER_PWR_ON                            |              |
| VDD_3V3_SYS                                 | Main 3.3V supply                    |   | 3.3                         | DC/DC               | VDD_MUX  | 3V3_SYS_BUCK_EN                           |              |
| VDD_1V8                                     | Main 1.8V supply                    |   | 1.8                         | DC/DC               | VDD_5V0_IO_SYS                                   | 1V8_IO_VREG_EN<br>(VDD_3V3_SYS_PG)        |              |
| VDD_3V3_SLP                                 | 3.3V rail, off in Sleep (various)   |   | 3.3                         | FETs/Load<br>Switch | VDD_3V3_SYS                                      | SOC_PWR_REQ                               |              |
| VDD_5V0_IO_SLP                              | 5V rail, off in Sleep, for SATA/FAN |   | 5.0                         | FETs/Load<br>Switch | VDD_5V0_IO_SYS                                   | VDD_3V3_SLP                               |              |
| VDD 12V SLP                                 | PCIe & SATA conne                   | ectors  | 12                          | Boost               | VDD 5V0 IO SYS                                   | VDD 3V3 SLP                               |              |
| VDD_VBUS_CON                                | VBUS for USB 2.0 Type AB conn.      |   | 5.0                         | Load Switch         | VDD_5V0_IO_SYS                                   | USB_VBUS_EN0                              |              |
| USB_VBUS                                    | VBUS for USB 3.0 Type A conn.       |   | 5.0                         | Load Switch         | VDD_5V0_IO_SYS                                   | USB_VBUS_EN1                              |              |
| SD_CARD_SW_PWR                              | SD Card power rai                   |   | 3.3                         | Load Switch         | VDD 3V3 SYS                                      | SDCARD VDD EN                             |              |
| VDD 5V0 HDMI CON 5V rail for HDMI connector |                                     | 5.0   | Load Switch                 | VDD_5V0_IO_SYS      | GPIO Expander U29, P14                           |   |              |



#### **DVIDIA**

| NVIDIA.   |  |                 |                     |                        |                               |              |
|---|--|-----------------|---------------------|------------------------|-------------------------------|--------------|
| Check Item Descr  | iption   |                 |                     |                        |                               | Same/Diff/NA |
| VDD_TS_1V8  | 1.8V rail for touch screen   | 1.8             | Load Switch         | VDD_1V8                | GPIO Expander U29, P01        |              |
| AVDD_TS_DIS   | High voltage rail for touch screen   | 3.3             | Load Switch         | VDD_3V3_SLP            | GPIO Expander U29, P02        |              |
| VDD_LCD_1V8_DIS   | 1.8V rail for panel  | 1.8             | Load Switch         | VDD_1V8                | GPIO Expander U29, P11        |              |
| VDD_DIS_3V3_LCD   | High voltage rail for panel  | 3.3             | Load Switch         | VDD_3V3_SYS            | GPIO Expander U29, P03        |              |
| VDD_1V2   | Generic 1.2V display rail  | 1.2             | LDO                 | VDD_1V8                | GPIO Expander U29, P12        |              |
| DVDD_CAM_IO_1V8   | 1.8V rail for camera I/O   | 1.8             | Load Switch         | VDD_1V8                | GPIO Expander U28, P11        |              |
| AVDD_CAM  | High voltage rail for cameras  | 2.8             | Load Switch         | VDD_3V3_SLP            | GPIO Expander U29, P15        |              |
| DVDD_CAM_IO_1V2   | 1.2V rail for camera core  | 1.2             | LDO                 | VDD_1V8                | GPIO Expander U28, P12        |              |
| Power Control   | •  |                 | L                   | _                      |                               |              |
|   | ects to carrier board main power input   | & disch         | arge circuit Inac   | tive when main sunnly  | v is stable                   |              |
|   | ed as enable for carrier board main 5V   |                 | _                   |                        | y is studic                   |              |
|   | rier board connects to devices requiri   |                 |                     |                        | es (reset hutton etc.)        |              |
| _   | to PMIC Reset output through diode.  |                 |                     | •                      |                               |              |
| for Boundary Scan mod   | ·  | osca to         | reset regia & en    | viivie. camei boara e  | an assert to reset only regra |              |
| •   | s to button or similar to pull POWER   | BTN# to         | GND when presse     | ed/asserted to power   | system ON/OFF                 |              |
| _   | nects to button or similar to pull SLEEF   |                 |                     |                        | •                             |              |
|   | own button on carrier board.   |                 | o mien presseu, e   | isserted to put syster |                               |              |
|   | cts to enable of supplies that should be   | oe off in       | Sleep mode such     | as VDD 3V3 SLP         |                               |              |
| Power Discharge   | The state of the s |                 |                     |                        |                               |              |
|   | lamantad to bring comics boom!   | EV 2 21         | / 1 0\/ 0 2 2\/ 0\- | on raile louveban      | tom is noward off or the      |              |
|   | olemented to bring carrier board main<br>d. Circuit also asserts VIN PWR BAD   | -               | •                   | •                      | terms powered off or the      |              |
| 11. /   | u. Circuit aiso asserts VIN_PWR_BAD  | + wnen p        | Jower is removed    | •                      |                               |              |
| Wake Event Pins   |  |                 |                     |                        |                               |              |
|   | ired, GPIO20_AUD_INT pin is used   |                 |                     |                        |                               |              |
|   | quest to AP required, GPIO13_BT_WA   |                 |                     |                        |                               |              |
| If External Wi-Fi Wake  | Request to AP required, GPIO10_WIF   | I_WAKE          | _AP pin is used     |                        |                               |              |
|   | required, GPIO17_MDM2AP_READY  | •               |                     |                        |                               |              |
| If Modem Cold Boot Al   | ert required, GPIO18_MDM_COLDBC  | <b>OT</b> pin i | s used              |                        |                               |              |
| If HDMI CEC required,   | HDMI_CEC pin is used   |                 |                     |                        |                               |              |
| •   | errupt_required, <b>GPIO_EXP0_INT</b> pin i  | s used          |                     |                        |                               |              |
| If Power Button On rec  | quired, POWER_BTN# pin is used   |                 |                     |                        |                               |              |
| If Charging Interrupt re  | equired, CHARGING# pin is used   |                 |                     |                        |                               |              |
|   | carrier board required, <b>SLEEP#</b> pin is u   |                 |                     |                        |                               |              |
|   | nterrupt required, GPIO8_ALS_PROX_   | _INT pin        | is used             |                        |                               |              |
|   | t required, <b>DP1_HPD</b> pin is used   |                 |                     |                        |                               |              |
|   | required, <b>BATLOW#</b> pin is used   |                 |                     |                        |                               |              |
|   | ke Request to AP required, GPIO16_N  |                 |                     | d                      |                               |              |
|   | errupt required, <b>GPIO6_TOUCH_INT</b> p  |                 |                     |                        |                               |              |
| If Motion Sensor Interr   | rupt required, <b>GPIO9_MOTION_INT</b> p   | oin is use      | d                   |                        |                               |              |
| <b>USB/PEX/SATA</b>   | Connections  |                 |                     |                        |                               |              |
| USB 2.0   |  |                 |                     |                        |                               |              |
|   | and as device for USP receives at a sec  | inimum          |                     |                        |                               |              |
|   | sed as device for USB recovery at a mi   |                 | D nin               |                        |                               |              |
|   | , if used, connects to Jetson TX1 USBC   |                 | •                   | Thin on loteen TV1 /   | 100k O resistor to CND        |              |
|   | connects to load switch (if host suppo   | ited) and       | n nabn_nbn2_DF      | i pin on Jetson TX1 (2 | TOOK 13 LESISTOL TO GND       |              |
| required)   | used are suitable for USB High-speed   |                 |                     |                        |                               |              |
| •   | ased are sultable 101 USB High-speed   |                 |                     |                        |                               |              |
| USB 3.0   |  |                 |                     |                        |                               |              |
|   | cted to RX+/- pins on USB 3.0 connect  |                 |                     |                        |                               |              |
|   | cted to TX+/- pins on USB 3.0 connect  | -               |                     | · ·                    |                               |              |
| Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations)  |  |                 |                     |                        |                               |              |
| See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended                 |  |                 |                     |                        |                               |              |
| See USB 3.0 section fo  | r ESD requirements. SEMTECH ESD R  | clamp05         | 24p device is reco  | ommended               |                               |              |
| PCle  |  |                 |                     |                        |                               |              |
| PCIe Interface #1 (x1)  |  |                 |                     |                        |                               |              |
| PEX1 used for 3.3V sing   | gle-lane device/connector  |                 |                     |                        |                               |              |
|   | rresponding pins on connector, or RX-  | +/- on d        | evice on carrier b  | oard (See Signal Term  | inations)                     |              |
|   | rresponding pins on connector, or TX-  |                 |                     |                        | •                             |              |
| AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/–) if device is on carrier board (See Signal Terminations) |  |                 |                     |                        |                               |              |
| Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/-  |  |                 |                     |                        |                               |              |
| Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations)                                   |  |                 |                     |                        |                               |              |
| PCIe Interface #0 (up t   |  |                 |                     | <u> </u>               |                               |              |
|   | ·- ,   |                 |                     |                        |                               |              |



### Same/Diff/NA Check Item Description PEXO used for 3.3V single-lane device/connector PEXO & USB\_SS1 used for 3.3V 2-lane device/connector PEXO, USB\_SS1, PEX2 & PEX\_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEXO\_REFCLK+/-Clock Request & Reset for PCIe Controller #0 are PEXO CLKREQ# & PEXO RST# Common PEX\_WAKE# connected to WAKE pins on devices/connectors (See Signal Terminations) **SATA** SATA\_TX+/- connected to TX\_P/N pins of SATA connector (or RX+/- pins of onboard device) (See Signal Terminations) SATA\_RX+/- connected to RX\_P/N pins of SATA connector (or TX+/- pins of onboard device) (See Signal Terminations) See SATA section for Common Mode Choke requirements if they are required. TDK ACM2012D-900-2P device is recommended See SATA section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended **SDMMC Connections SD Card** SDCARD\_CLK connected to CLK pin of socket SDCARD\_CMD connected to CMD pin of device. (See Signal Terminations) SDCARD D[3:0] connected to DATA[3:0] pins of socket. (See Signal Terminations) SDCARD CD connected to the SD Card Detect pin on socket SDCARD WP connected to the SD Card Write Protect pin on socket (if supported) SDCARD\_PWR\_EN connected to SD Card VDD supply/load switch enable pin Adequate bypass caps provided on SD Card VDD rail Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) **SDIO** SDIO\_CLK connected to CLK pin of device SDIO\_CMD connected to CMD pin of device. (See Signal Terminations) SDIO\_D[3:0] connected to DATA[3:0] pins of device. (See Signal Terminations) Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) **Display Connections** DSI DSIO\_CK+/- connected to CLKn & CLKp pins of the primary DSI display DSIO D[1:0] +/- connected to lower 2 lanes of the primary DSI display. DSI1 D[1:0] +/- connected to upper two lanes of the primary 4 lane DSI display. DSI2 CK+/- connected to CLKp/n pins of either the primary DSI display if it supports a 2 x4 lane interface, or a secondary DSI display DSI2\_D[1:0] +/- connected to lower 2 lanes of a secondary DSI display or lower 2 lanes of the upper 4 lanes of the primary DSI display supporting a 2 x4 lane interface. DSI3\_D[1:0] +/- connected to upper 2 lanes of a secondary DSI display or upper 2 lanes of upper 4 lanes of the primary DSI display supporting a 2 x4 lane interface. LCD\_TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported LCD VDD EN connected to enable of embedded display related power supply/load switch LCD\_BKLT\_EN connected to enable of backlight solution LCD\_BKLT\_PWM connected to PWM input of backlight solution Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended) **eDP** DP0\_TX[3:0] +/- connected to eDP panel/connector (See Signal Terminations) DPO\_AUX\_CH+/- connected to Aux Lane of eDP panel/connector (See Signal Terminations) DPO HPD connected to HPD pin of panel/connector (if DP implemented on DPO pins- not applicable to eDP) Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended) Same/Diff/NA **Check Item Description HDMI** DP1\_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations) DP1\_TX[2:0]+/- connected to D[0:2]+/- pins (See DP/HDMI Pin Mapping table) (See Signal Terminations) DP1\_HPD connected to HPD pin on HDMI Connector (See Signal Terminations) HDMI\_CEC connected to CEC on HDMI Connector through gating circuitry.

HDMI 5V Supply connected to +5V on HDMI Connector.

DP1\_AUX\_CH+ connected to SCL & DP1\_AUX\_CH- to SDA on HDMI Connector (See Signal Terminations)

See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)



| Check Item Description   | Same/Diff/NA |
|--|--------------|
| See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended  |              |
| DP   |              |
| DP1_TX[3:0]+/- connected to D[3:0]+/- on DP Connector. (See Signal Terminations)   |              |
| DP1_HDP connected to HPD pin on DP Connector (See Signal Terminations)   |              |
| DP1_AUX_CH+/- connected to AUX_CH+/- on DP connector (See Signal Terminations)   |              |
| DP 3.3V Supply connected 3.3V supply pin on DP connector to VDD 3V3 SYS with adequate decoupling.  |              |
| Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  |              |
| Video Input  |              |
| ·  |              |
| Camera (CSI)   |              |
| CSI[5:0]_CLK+/- connected to clock pins of camera. See the CSI Configurations table for details  |              |
| CSI[5:0]_D[1:0]+/- connected to data pins of camera. See the CSI Configurations table for details  |              |
| I2C_CAM_CK/DAT connected to I2C SCL & SDA pins of imager (See Signal Terminations).  |              |
| CAM[1:0]_MCLK connected to Camera reference clock inputs.  |              |
| GPIO1_CAM1_PWR# / GPIO0_CAM0_PWR# connected to power down pins on camera(s).   |              |
| GPIO4_CAM_STROBE connected to camera strobe circuit unless strobe control comes from camera module.  CAM_FLASH_EN connected to enable of flash circuit   |              |
| If Jetson TX1 GPIO used for flash control, CAM FLASH EN and/or CAMR STROBE pins are used   |              |
| GPIO3 CAM1 RST#/GPIO2 CAM0 RST# connected to reset pin on any cameras with this function.  | <b>—</b>     |
| If Auto Focus Enable is required, GPIO3_CAM1_RST# connected to AF_EN pin on camera module & GPIO2_CAM0_RST# used as  | <b>—</b>     |
| common reset line.   | 1            |
| Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)  |              |
|  |              |
| Audio  |              |
| Codec/I2S  |              |
| 12SO used for Audio Codec if present in design   |              |
| 12S2 used for BT if present in design  |              |
| 12S[3:0]-SCLK Connect to 12S/PCM CLK pin of audio device.  |              |
| 12S[3:0]-LRCK Connect to Left/Right Clock pin of audio device.   |              |
| I2S[3:0]-SDATA_OUT Connect to Data Input pin of audio device.  |              |
| I2S[3:0]-SDATA_IN Connect to Data Output pin of audio device.  |              |
| AUD_MCLK Connect to clock pin of Audio Codec.  |              |
| GPIO8_AUD_RST Connect to reset pin of Audio Codec.   |              |
| GPIO9_AUD_INT Connect to interrupt pin of Audio Codec.   |              |
| I2C/SPI/UART   |              |
| 12C  |              |
| 12C devices on same 12C interface do not have address conflicts (comparisons are done 7-bit to 7-bit format or 8-bit to 8-bit format)  |              |
| I2C_CAM, I2C_GP0 & I2C_PM (See Signal Terminations). Additional external pull-ups are not added & devices on bus are 1.8V or level shifter is used.  |              |
| 12C GP1 (See Signal Terminations). Additional external pull-ups are not added & devices on bus are 3.3V or level shifter is used.  |              |
| Pull-up resistors are provided on all I2CI/F segments, including on either side of any level shifters.   |              |
| Pull-up resistor values based on frequency/load (check I2C Spec)   |              |
| 12C_CAM_CK/DAT, I2C_GP[1:0]_CK/DAT & I2C_PM_CK/DAT connect to SCL/SDA pins of devices  |              |
| SPI  |              |
| SPI[2:0]_CLK connected to Peripheral CLK pin(s)  |              |
| SPI[2:0] MOSI connected to Slave Peripheral MOSI pin(s)  |              |
| SPI[2:0] MISO connected to Slave Peripheral MISO pin(s)  |              |
| SPI[2:1]_CS[1:0]# / SPI0_CSO# connected one CS# pin per SPI IF to each Slave Peripheral CS pin on the interface  |              |
| Check Item Description   | Same/Diff/NA |
|  |              |
| UARTx TX connects to Peripheral RX pin of device   |              |
|  |              |
| IIARTY RY connects to Perinheral TY nin of device  | 1            |
| UARTx_RX connects to Peripheral TX pin of device   | 1            |
| UARTx_CTS# connects to Peripheral RTS# pin of device   |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device  |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)  |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device UARTx_RTS# connects to Peripheral CTS# pin of device 100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)  Miscellaneous   |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device  UARTx_RTS# connects to Peripheral CTS# pin of device  100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)  Miscellaneous  JTAG   |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device  UARTx_RTS# connects to Peripheral CTS# pin of device  100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)  Miscellaneous  JTAG  JTAG_TMS Connect to TMS pin of connector |              |
| UARTx_CTS# connects to Peripheral RTS# pin of device  UARTx_RTS# connects to Peripheral CTS# pin of device  100KΩ Pull-ups required on UART0_RX & UART0_CTS on non-Jetson TX1 side of level shifter (if level shifter required)  Miscellaneous  JTAG   |              |



| Check Item Description   |   | Same/Diff/NA |  |  |  |
|--|---|--------------|--|--|--|
| JTAG TDI Connect to TDI pin of connector   |   |              |  |  |  |
| JTAG RTCLK Connect to RTCK pin of connecto   | r   |              |  |  |  |
| JTAG_TRST#: For Scan test mode, TRST# is connected to JTAG connector by installing series resistor. (See Signal Terminations). |   |              |  |  |  |
| For normal operation, JTAG TRST# is pulled down only & series resistor to connector not stuffed.                               |   |              |  |  |  |
| UARTO is used for Debug UART. See check ite  | m under UART for pull-ups on RX/CTS if level shifter used.                                |              |  |  |  |
| Strapping  |   |              |  |  |  |
|  | ode, pin is connected to GND when system is powered on.                                   |              |  |  |  |
|  | sused in a design, it must not be driven/pulled low during power-on along with            |              |  |  |  |
|  | ould change the strapping & select a reserved mode. Violating this requirement will       |              |  |  |  |
| prevent the system from entering Recovery N  |   |              |  |  |  |
|  | raps). If these pins are used in a design, they must not be driven or pulled high or low  |              |  |  |  |
|  | can change the RAM_CODE strapping & result in functional failures.                        |              |  |  |  |
| UART1_TX (BOOT_SELECT2 strap). If this pin i   | is used in a design, it must not be driven or pulled high during power-on. Violating this |              |  |  |  |
| requirement can change the BOOT_SELECT st  | rapping & result in functional failures.  |              |  |  |  |
| Pin Selection  |   |              |  |  |  |
|  | ction, initial state, Ext. PU/PD resistors, Deep Sleep state).                            |              |  |  |  |
| SFIO usage matches reference platform where  |   | 1            |  |  |  |
|  | even if function selected in Pinmux registers is not used or pin used as GPIO             |              |  |  |  |
| GPIO usage matches reference platform when   |   |              |  |  |  |
| Unused Special Function Inter  |   |              |  |  |  |
| •  |   |              |  |  |  |
| Ball Name  | Termination   |              |  |  |  |
| USB 2.0  |   |              |  |  |  |
| USB[2:1]+/-  | Leave NC any unused pins  |              |  |  |  |
| USB 3.0 / PCle   |   |              |  |  |  |
| PEX_[2:0]_TX+/-, USB_SS[1:0]_TX+/-, PEX_RFU_TX+/-  | Leave NC any unused TX lines  |              |  |  |  |
| PEX_[2:0]_RX+/-, USB_SS[1:0]_RX+/-,  | Connect to GND any unused RX lanes  |              |  |  |  |
| PEX_RFU_RX+/-  | Leave NC if not used  |              |  |  |  |
| PEX_[1:0]_REFCLK+/- SATA   | Leave NC II not used  |              |  |  |  |
|  | Lance NC Start wood   | 1            |  |  |  |
| SATA_TX+/-   | Leave NC if not used.   |              |  |  |  |
| SATA_RX+/-   | Connect to <b>GND</b> if SATA IF not used   |              |  |  |  |
| Ethernet   |   |              |  |  |  |
| GBE_MDIx   | Leave NC if not used  |              |  |  |  |
| GBE_LINK_ACT, GBE_LINK100 &  | Leave NC any not used   |              |  |  |  |
| GBE_LINK1000   | Les AIC Not and   |              |  |  |  |
| GBE_CTREF  | Leave NC - Not used   |              |  |  |  |
| DSI  |   |              |  |  |  |
| DSI[2,0]_CK+/-   | Leave NC any Clock lane not used.   |              |  |  |  |
| DSI[3:0]_D[1:0]+/-   | Leave NC any unused DSI Data lanes  |              |  |  |  |
| DSI[3,1]_CK+/-   | Leave NC - not used on Jetson TX1   |              |  |  |  |
| CSI  |   |              |  |  |  |
| CSI[5:0]_CK+/-   | Leave NC any unused CSI Clock lanes   |              |  |  |  |
| CSI[5:0]_D[1:0] +/-  | Leave NC any unused CSI Data lanes  |              |  |  |  |
| eDP  |   |              |  |  |  |
| DP0_TX[3:0] +/-  | Leave NC any unused lanes   |              |  |  |  |
| DP0_AUX_CH+/-  | Leave NC if not used  |              |  |  |  |
| DP0_HPD  | Leave NC if not used  |              |  |  |  |
| HDMI/DP  |   |              |  |  |  |
| DP1_TX[3:0] +/-  | Leave NC if lanes not used for HDMI or DP   |              |  |  |  |
| DP1_AUX_CH+/-  | Leave NC if not used  |              |  |  |  |
| DP1_HPD  | Leave NC if not used  |              |  |  |  |
| HDMI_CEC   | Leave NC if not used  |              |  |  |  |



## 15.0 APPENDIX A: GENERAL LAYOUT GUIDELINES

### 15.1 Overview

Trace and via characteristics play an important role in signal integrity and power distribution on a the Jetson TX1. Vias can have a strong impact on power distribution and signal noise, so careful planning must take place to ensure designs meet NVIDIA's via requirements. Trace length and impedance determine signal propagation time and reflections, both of which can greatly improve or reduce the performance of the Jetson TX1. Trace and via requirements for each signal type can be found in the corresponding chapter; this appendix provides general guidelines for via and trace placement.

## 15.2 Via Guidelines

The number of vias in the path of a given signal, power supply line, or ground line can greatly affect the performance of the trace. Via placement can make differences in current carrying capability, signal integrity (due to reflections and attenuation), and noise generation, all of which can impact the overall performance of the trace. The following guidelines provide basic advice for proper use of vias.

#### 15.2.1 Via Count and Trace Width

As a general rule, each ampere of current requires at least two micro-vias.


### 15.2.2 Via Placement

If vias are not placed carefully, they can severely degrade the robustness of a board's power plane. In standard deigns that don't use blind or buried vias, construction of a via entails drilling a hole that cuts into the power and ground planes. Thus, incorrect via placement affects the amount of copper available to carry current to the power balls of the IC. The package pin-out and breakout patterns are designed with via channels in mind.

### 15.2.3 Via Placement and Power/Ground Corridors

Vias should be placed so that sufficiently wide power corridors are created for good power distribution, as show in Figure 42.

Figure 42. Via Placement for Good Power Distribution



Care should also be taken to avoid use of "thermal spokes" (also referred to as "thermal relief") on power and ground vias. Thermal spokes are not necessary for surface-mount components, and the narrow spoke widths contribute to increased inductance. The metal on the inner layers between vias may not be flooded with copper if sufficient spacing is not provided. The diminished spacing creates a blockage and forces the current to find another path due to lack of copper, as shown in Figure 43 and Figure 44. This leads to power delivery issues and impedance discontinuities when traces are routed over these plane voids.



Figure 43. Good Current Flow Resulting from Correct Via Placement





Figure 44. Poor Current Flow Resulting from Incorrect via Placement



In general, a dense via population should be avoided and good PCB design principles and analysis should be applied.

## 15.3 Connecting Vias

To be effective, vias must be connected properly to the signal and power planes. Poor via connections make the capacitor and power planes less effective, leading to increased cost due to the need for additional capacitors to achieve equivalent performance. This not only impacts the BOM (Bill of Material) cost of the design, but it can greatly impact quality and reliability of the design.

## 15.4 Trace Guidelines

Trace length and impedance play a critical role in signal integrity between the driver and the receiver on the Jetson TX1. Signal trace requirements are determined by the driver characteristics, source characteristics, and signal frequency of the propagating signal.

## 15.4.1 Layer Stack-Up

The number of layers required is determined by the number of memory signal layers needed to achieve the desired performance, and the number of power rails required to achieve the optimum power delivery/noise floor. For example, high-performance boards require four memory signal routing layers, with at least two GND planes for reference. This comes to six layers; add another two for power, which gives eight layers minimum. Reduction from eight to six layers starts the trade-off of cost versus performance.

Pow er and GND planes usually serve two purposes in PCB design: pow er distribution and providing a signal reference for high-speed signals.

Either the power or the ground planes can be used for high-speed signal reference; this is particularly common for low-cost designs with a low layer count. When both power and GND are used for signal reference, make sure you minimize the reference plane transition for all high-speed signals. Decoupling caps or transition vias should be added close to the reference plane transitions.



The maximum trace length for a given signal is determined by the maximum allowable propagation delay and impedance for the signal. Higher frequency signals must be treated as transmission lines (see "Appendix C – Transmission Line Primer") to determine proper trace characteristics for a signal.

All signals on the graphics card maintain different trace guidelines; please refer to the corresponding signal chapter in the Design Guide to determine the guidelines for the signal.



## 16.0 APPENDIX B: STACK-UPS

## 16.1 Reference Design Stack-Ups

## 16.1.1 Importance of Stack-Up Definition

Stack-ups define the number and order of Board layers. Stack-up definition is critical to the following design:

- Circuit routability
- Signal quality
- Cost

## 16.1.2 Impact of Stack-Up Definition on Design

### Stack-Up Impact on Circuit Routability

If there are insufficient layers to maintain proper signal spacing, prevent discontinuities in reference planes, obstruct flow of sufficient current, or avoid extra vias, circuit routing can become unnecessarily complex. Layer count must be minimally appropriate for the circuit.

### Stack-Up Impact on Signal Quality

Both layer count and layer order impact signal integrity. Proper inter-signal spacing must be achievable. Via count for critical signals must be minimized. Current commensurate with the performance of the board must be carried. Critical signals must be adjacent to major and minor reference planes, and adhere to proximity constraints with respect to those planes. The recommended NVIDIA stack-ups achieve these requirements for the signal speeds supported by the board.

## Stack-Up Impact on Cost

While defining extra layers can facilitate excellent signal integrity, current handling capability and routability, extra layers can impede the goal of hitting cost targets. The art of stack-up definition is achieving all technical and reliability circuit requirements in a cost efficient manner. The recommended NVIDIA stack-ups achieve these requirements with efficient use of board layers.



## 17.0 APPENDIX C: TRANSMISSION LINE PRIMER

## 17.1 Background

NVIDIA maintains strict guidelines for high-frequency PCB transmission lines to ensure optimal signal integrity for data transmission. This section provides a brief primer into basic board-level transmission line theory.

#### Characteristics

The most important PCB transmission line characteristics are listed in the following bullets:

 Trace w idth/height, PCB height and dielectric constant, and layer stack-up affect the characteristic trace impedance of a transmission line.


$$Z_0 \cong \left(\frac{L}{C}\right)^{1/2}$$

Signal rise time is proportional to the transmission line impedance and load capacitance.

RiseTime 
$$\cong \left(\frac{Z_0 * R_{Term}}{Z_0 + R_{Term}}\right) * C_{Load}$$

 Real transmission lines (Figure 45) have non-zero resistances that lead to attenuation and distortion, creating signal integrity issues.

Figure 45. Typical Transmission Line Circuit



Transmission lines are used to "transmit" the source signal to the load or destination with as little signal degradation or reflection as possible. For this reason it is important to design the high-speed signal transmission line to fall within characteristic guidelines based on the signal speed and type.

# 17.2 Physical Transmission Line Types

The two primary transmission line types often used for Tegra board designs are

- Microstrip transmission line (Figure 46)
- Stripline transmission line (Figure 47)

The following sections describe each type of transmission.

#### **Microstrip Transmission Line**

Figure 46. Microstrip Transmission Line

$$\begin{array}{c|c} & & & \downarrow \\ \hline \uparrow \\ H & \text{Dielectric} \\ \downarrow \end{array} \begin{array}{c} \hline \uparrow \\ T \end{array} \qquad Z_0 = \left( \begin{array}{c} 87 \\ \hline \sqrt{\text{Er} + 1.414} \end{array} \right) \ln \left( \begin{array}{c} 5.98 H \\ \hline 0.8 W + T \end{array} \right)$$

- Z<sub>0</sub>: Impedance
- W: Trace w idth (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

### Stripline Transmission Line



### Figure 47. Stripline Transmission Line

$$\begin{array}{c|c} | - W - | \\ \hline \uparrow \\ B \\ \downarrow \end{array} \qquad \begin{array}{c|c} \hline \uparrow \\ \hline \uparrow \\ \hline \uparrow \\ \hline \end{array} \qquad \begin{array}{c|c} Z_0 = \left( \frac{60}{\sqrt{Er}} \right) ln \left( \frac{4H}{0.67\pi W \left( 0.8 + \frac{T}{W} \right)} \right) \end{array}$$

- Z<sub>0</sub>: Impedance
- W: Trace w idth (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

## 17.3 Driver Characteristics

Driver characteristics are important to the integrity and maximum speed of the signal. The following points identify key driver equations and concepts used to improve signal integrity and transmission speed.

- The driver (source) has resistive output impedance Z<sub>S</sub>, which causes only a fraction of the signal voltage to propagate down the transmission line to the receiver (load).
  - Transfer function at source:

$$T1 = \frac{Z_0}{Z_S + Z_0}$$

- Driver strength is inversely proportional to the source impedance, Zs.
- Z<sub>S</sub> also acts as the source termination, which helps dampen reflection.
  - Source reflection coefficient:

R1 = 
$$\frac{(Z_S - Z_0)}{(Z_S + Z_0)}$$

## 17.4 Receiver Characteristics

Receiver characteristics are important to the integrity and detectability of the signal. The following points identify key receiver concepts and equations for optimum signal integrity at the final destination.

- The receiver acts as a capacitive load and often has a high load impedance, Z<sub>L</sub>.
- Unterminated transmission lines cause overshoot and reflection at the receiver, which can cause data corruption.
  - Output transfer function at load:

$$T2 = \frac{2 * Z_L}{Z_{L+} Z_0}$$

Load reflection coefficient:

$$R2 = \frac{(Z_L - Z_0)}{(Z_L + Z_0)}$$

- Load impedance can be low ered with a termination resistor (R<sub>Term</sub>) placed at the end of the transmission line.
  - Reflection is minimized when Z<sub>L</sub> matches Z<sub>0</sub>


## 17.5 Transmission Lines & Reference Planes

Defining an appropriate reference plane is vital to transmission line performance due to crosstalk and EMI issues. The following points explore appropriate reference plane identification and characteristics for optimal signal integrity:

- Transmission line return current (Figure 48)
  - High-speed return current follows the path of least inductance.
  - The low est inductance path for a transmission line is right underneath the transmission line; i(D) is proportional to:



Figure 48. Transmission Line Height



- Transmission line return current:
  - High-speed return current follows the path of least inductance.
  - The low est inductance path for a transmission line is the portion of the line closest to the dielectric surface; i(D) is proportional to


$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$

- Crosstalk on solid reference plane (Figure 49):
  - Crosstalk is caused by the mutual inductance of two parallel traces.
  - Crosstalk at the second trace is proportional to

$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$


The signals need to be properly spaced to minimize crosstalk.

Figure 49. Crosstalk on Reference Plane



- Reference plane selection
  - Solid ground is preferred as reference plane.
  - Solid power can be used as reference plane with decoupling capacitors near driver and receiver.
  - Reference plane cuts and layer changes need to be avoided.
- Pow er plane cut example (Figure 50)
  - Pow er plane cuts will cause EMI issues.
  - Pow er plane cuts also induce crosstalk to adjacent signals.


Figure 50. Example of Power Plane Cuts



- When cut is unavoidable:
  - Place decoupling capacitors near transition.
  - Place transition near source or receiver when decoupling capacitors are abundant (Figure 51).




Figure 51. Another Example of Power Plane Cuts




- When signal changes plane:
  - Try not to change the reference plane, if possible.
  - When a reference plane switches to different power rail, a stitching capacitor is required (Figure 52).

Figure 52. Switching Reference Planes



- When the same ground/power reference plane changes to a different layer, a stitching via is required (Figure 53).

Figure 53. Reference Plane Switch Using VIA





## 18.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY

The Design Guidelines include various terms. The descriptions in the table below are intended to show what these terms mean and how they should be applied to a design.

#### Table 85 Layout Guideline Tutorial

#### Trace Delays

#### Max Breakout Delay

- Routing on Component layer: Maximum Trace Delay from inner ball to point beyond ball array where normal trace spacing/impedance can be met. Routing passes to layer other than Component layer: Trace delay from ball to via + via delay. Beyond this, normal trace spacing/impedance must be met.

#### Max Total Trace Delay

- Trace from Jetson TX1 pin to Device pin. This must include routing on the main PCB & any other Flex or secondary PCB. Delay is from Jetson TX1 to the final connector/device.

#### Intra/Inter Pair Skews

### Intra Pair Skew (within pair)

Difference in delay between two traces in differential pair: Shorter routes may require indirect path to equalize delays

#### Inter Pair Skew (pair to pair)

- Difference between two (or possibly more) differential pairs

#### Impedance/Spacing

#### Microstrip vs Stripline

- Microstrip: Traces next to single ref. plane. Stripline: Traces between two ref planes

#### Trace Impedance

- Impedance of trace determined by width & height of trace, distance from ref. plane & dielectric constant of PCB material. For differential traces, space between pair of traces is also a factor

#### Board trace spacing / Spacing to other nets

- Minimum distance between two traces. Usually specified in terms of dielectric height which is distance from trace to referen ce layers.

#### Pair to pair spacing

Spacing between differential traces

#### **Breakout spacing**

- Possible exception to board trace spacing above is shown in figure to right where different spacing rules are allowed under Tegra in order to escape from Ball array.
- This includes spacing between adjacent traces & between traces/vias or pads under the device in order to escape ball matrix. Outside device boundary, normal spacing rules apply.

#### Reference Return

#### Ground Reference Return Via & Via proximity (signal to reference)

- Signals changing layers & reference GND planes need similar return current path
- Accomplished by adding via, tying both GND layers together

#### Via proximity (sig to ref) is distance between signal & reference return vias

- GND reference via for Differential Pair
- Where a differential pair changes GND reference layers, return via should be placed close to & between signal vias (example to right)

#### Signal to return via ratio

- Number of Ground Return vias per Signal vias. For critical IFs, ratio is usually 1:1. For less critical IFs, several trace vias can share fewer return vias (i.e. 3:2 – 3 trace vias & 2 return vias).

#### Slots in Ground Reference Layer

- When traces cross slots in adjacent power or ground plane
- Return current has longer path around slot
- Longer slots result in larger loop areas
- Avoid slots in GND planes or do not route across them

#### Routing over Split Power Layer Reference Layers

- When traces cross different power areas on power plane
  - Return current must find longer path usually a distant bypass cap
  - If possible, route traces w/solid plane (GND or PWR) or keep routes across single area
- If traces must cross two or more power areas, use stitching capacitors
  - Placing one cap across two PWR areas near where traces cross area boundaries provides high-frequency path for return current
  - Cap value typically 0.1uF & should ideally be within 0.1" of crossing



# 19.0 APPENDIX E: JETSON TX1 PIN DESCRIPTIONS

Table 86. Jetson TX1 Connector (8x50) Pin Descriptions

| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal     | Usage/Description   | Usage on Jetson TX1 | Direction | Pin Type                                   |
|------|---------------------|---------------------|---|---------------------|-----------|--|
| A1   | VDD IN              |                     | Main power – Supplies PMIC &  | Carrier Board       |           |  |
| A2   | VDD_IN              | _                   | external supplies   | Main DC input       | Input     | 5.5V-19.6V                                 |
| А3   | GND                 | -                   | GND   | GND                 | -         | GND  |
| A4   | GND                 | -                   | GND   | GND                 | -         | GND  |
| A5   | RSVD                | -                   | Not used  | -                   | -         | -  |
| A6   | I2C_PM_CLK          | GEN3_I2C_SCL        | PM I2C Bus Clock  | I2C (General)       | Bidir     | Open Drain – 1.8V                          |
| A7   | CHARGING#           | BUTTON_VOL_DO<br>WN | Charger Interrupt   | System              | Input     | CMOS – 1.8V                                |
| A8   | GPIO14_AP_WAKE_MDM  | GPIO_PK5            | AP (Tegra) Wake Modem or GPIO   |                     | Output    | CMOS – 1.8V                                |
| A9   | GPIO15_AP2MDM_READY | AP_READY            | AP (Tegra) to Modem Ready or GPIO   | M.2 Key E           | Output    | CMOS – 1.8V                                |
| A10  | GPIO16_MDM_WAKE_AP  | MODEM_WAKE_AP       | Modem Wake AP (Tegra) or GPIO   | 1                   | Input     | CMOS – 1.8V                                |
| A11  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A12  | JTAG_TMS            | JTAG_TMS            | JTAG Test Mode Select   |                     | Input     | CMOS – 1.8V                                |
| A13  | JTAG_TDO            | JTAG_TDO            | JTAG Test Data Out  | JTAG Header &       | Output    | CMOS – 1.8V                                |
| A14  | JTAG_RTCK           | JTAG_RTCK           | JTAG Return Clock   | - Debug Connector   | Input     | CMOS – 1.8V                                |
| A15  | UART2_CTS#          | UART2_CTS           | UART 2 Clear to Send  | NA 2 Ka F           | Input     | CMOS – 1.8V                                |
| A16  | UART2_RTS#          | UART2_RTS           | UART 2 Request to Send  | M.2 Key E           | Output    | CMOS – 1.8V                                |
| A17  | USB0_EN_OC#         | USB_VBUS_EN0        | Micro USB VBUS Enable 0   | USB 2.0 Micro AB    | Bidir     | Open Drain – 3.3V                          |
| A18  | USB1_EN_OC#         | USB_VBUS_EN1        | USB 3.0 Type A, VBUS Enable 1   | USB 3.0 Type A      | Bidir     | Open Drain – 3.3V                          |
| A19  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A20  | I2C_GP1_DAT         | GEN2_I2C_SDA        | General I2C Bus #1 Data   | 136 (6 )            | Bidir     | Open Drain – 3.3V                          |
| A21  | I2C_GP1_CLK         | GEN2_I2C_SCL        | General I2C Bus #1 Clock  | 12C (General)       | Bidir     | Open Drain – 3.3V                          |
| A22  | GPIO_EXP1_INT       | GPIO_PZ2            | GPIO Expander 1 Interrupt or GPIO   | CDIO E              | Input     | CMOS – 1.8V                                |
| A23  | GPIO_EXPO_INT       | GPIO_PL1            | GPIO expander 0 Interrupt or GPIO   | GPIO Expander       | Input     | CMOS – 1.8V                                |
| A24  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A25  | LCD_TE              | LCD_TE              | Display Tearing Effect  | Display Connector   | Input     | CMOS – 1.8V                                |
| A26  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A27  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A28  | GND                 | _                   | GND   | GND                 | -         | GND  |
| A29  | SDIO_RST#           | NFC_EN              | SDIO Reset  |                     | Output    | CMOS – 1.8V                                |
| A30  | SDIO_D3             | SDMMC3_DAT3         | SDIO Data 3   | SDIO                | Bidir     | CMOS – 1.8V                                |
| A31  | SDIO_D2             | SDMMC3_DAT2         | SDIO Data 2   |                     | Bidir     | CMOS – 1.8V                                |
| A32  | SDIO_D1             | SDMMC3_DAT1         | SDIO Data 1   |                     | Bidir     | CMOS – 1.8V                                |
| A33  | DP1_HPD             | HDMI_INT_DP_HPD     | Display Port 1 Hot Plug Detect  |                     | Input     | CMOS – 1.8V                                |
| A34  | DP1_AUX_CH-         | DP_AUX_CH1_N        | Display Port 1 Aux- or HDMI DDC<br>SDA  | HDMI Type A Conn.   | Bidir     | AC-Coupled on Carrier<br>Board (eDP/DP) or |
| A35  | DP1_AUX_CH+         | DP_AUX_CH1_P        | Display Port 1 Aux+ or HDMI DDC SCL   |                     | Bidir     | Open-Drain, 1.8V (3.3V tolerant - DDC/I2C) |
| A36  | USB0_OTG_ID         | -                   | USB0 ID / VBUS EN   | USB 2.0 Micro AB    | Input     | Analog                                     |
| A37  | GND                 | -                   | GND   | GND                 | -         | GND  |
| A38  | USB1_D+             | USB2_DP             | USB 2.0, Port 1 Data+   | USB 3.0 Type A      | Bidir     | USB PHY                                    |
| A39  | USB1_D-             | USB2_DN             | USB 2.0, Port 1 Data-   | 000 3.0 Type A      | Bidir     | O3D FIII                                   |
| A40  | GND                 | -                   | GND   | GND                 | -         | GND  |
| A41  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A42  | RSVD                | -                   | Not used  | -                   | -         | -  |
| A43  | GND                 | -                   | GND   | GND                 | -         | GND  |
| A44  | PEXO_REFCLK+        | PEX_CLK1P           | PCIe Reference Clock 0+   | PCIe x4 Connector   | Output    | PCIe PHY                                   |
| A45  | PEXO_REFCLK-        | PEX_CLK1N           | PCIe Reference Clock 0-   | . Gre A r Connector | Output    | 1 010 1 111                                |
| A46  | RESET_OUT#          | -                   | Reset Out. Reset from PMIC<br>(through diodes) to Tegra & eMMC<br>reset pins. Driven from carrier | System              | Bidir     | CMOS – 1.8V                                |



| Pin#     | Jetson TX1 Pin Name       | Tegra X1 Signal           | Usage/Description  | Usage on Jetson TX1<br>Carrier Board         | Direction       | Pin Type                           |
|----------|---------------------------|---------------------------|--|--|-----------------|------------------------------------|
|          |                           |                           | board to force reset of Tegra & eMMC (not PMIC). An external $100k\Omega$ pull-up to $1.8V$ near Tegra (module pin side) & external $10k\Omega$ pull-up to $1.8V$ on the other side of a diode (PMIC side)   |  |                 |                                    |
| A47      | RESET_IN#                 | SYS_RESET_IN_N            | System Reset driven from PMIC to carrier board for devices requiring full system reset. Also driven from carrier board to initiate full system reset (i.e. RESET button). A pull-up is present on module.  |  | Bidir           | Open Drain, 1.8V                   |
| A48      | CARRIER_PWR_ON            | -                         | Carrier Power On. Used as part of the power up sequence. The module asserts this signal when it is safe for the carrier board to power up. A $10k\Omega$ pull-up to VDD_3V3_SYS is present on the module.  |  | Output          | Open-Collector, 3.3V               |
| A49      | CHARGER_PRSNT#            | (PMIC ACOK)               | Charger Present. Connected on module to PMIC ACOK. PMIC ACOK has $100k\Omega$ pull-up internally to MBATT (VDD_5V0_SYS). Can optionally be used to support autopower-on where the module platform will power-on when the main power source is connected instead of waiting for a power button press. |  | Input           | MBATT level – 5.0V (see<br>note 3) |
| A50      | VDD_RTC                   | (PMIC BBATT)              | Back-up Real-Time-Clock rail<br>(connects to Lithium Cell or super<br>capacitor on Carrier Board). PMIC<br>is supply when charging cap or coin<br>cell. Super cap or coin cell is source<br>when system is disconnected from<br>power.   | Battery Back-up<br>using Super-<br>capacitor | Bidir           | 1.65V-5.5V                         |
| B1       | VDD_IN                    |                           | Main power – Supplies PMIC & external  | Main DC input                                | Input           | 5.5V-19.6V                         |
| B2       | VDD_IN                    | -                         | supplies   | Main DC input                                | прис            | 5.54-19.04                         |
| B3       | GND                       | -                         | GND  | GND  | -               | GND                                |
| B4       | GND                       | -                         | GND  | GND  | -               | GND                                |
| B5<br>B6 | RSVD                      | - CENIA 12.C CD.4         | Not used   | -  | - Brdr          | - A 0)/                            |
| В7       | I2C_PM_DAT  CARRIER_STBY# | GEN3_I2C_SDA  SOC_PWR_REQ | PM I2C Bus Data  SOC Power Request. The module drives this signal low when it is in the standby power state.   | I2C (General)                                | Bidir<br>Output | Open Drain – 1.8V  CMOS – 1.8V     |
| B8       | VIN_PWR_BAD#              | -                         | Carrier board indication to the module that the VDD_IN power is not valid. Carrier board should de-assert this (drive high) only when VDD_IN has reached its required voltage level and is stable. This prevents Tegra from powering up until the VDD_IN power is stable.                            | System                                       | Input           | CMOS – 5.0V                        |
| В9       | GPIO17_MDM2AP_READY       | GPIO_PK4                  | Modem to AP (Tegra) Ready or GPIO  | M.2 Key E                                    | Input           | CMOS – 1.8V                        |
| B10      | GPIO18_MDM_COLDBOOT       | GPIO_PK6                  | Modem Coldboot or GPIO   | IVI.Z NEY E                                  | Input           | CMOS – 1.8V                        |
| B11      | JTAG_TCK                  | JTAG_TCK                  | JTAG Test Clock  | ITAG Haadar O Daki                           | Input           | CMOS – 1.8V                        |
| B12      | JTAG_TDI                  | JTAG_TDI                  | JTAG Test Data In  | JTAG Header & Debug<br>Connector             | Input           | CMOS – 1.8V                        |
| B13      | JTAG_GP0                  | JTAG_TRST_N               | JTAG Test Reset  | Connector                                    | Input           | CMOS – 1.8V                        |
| B14      | GND                       | -                         | GND  | GND  | -               | GND                                |
| B15      | UART2_RX                  | UART2_RX                  | UART 2 Receive   | M 2 Kov E                                    | Input           | CMOS – 1.8V                        |
| B16      | UART2_TX                  | UART2_TX                  | UART 2 Transmit  | M.2 Key E                                    | Output          | CMOS – 1.8V                        |
| B17      | FAN_TACH                  | GPIO_PK7                  | Fan Tach   | Fan  | Input           | CMOS – 1.8V                        |
| DI/      |                           |                           |  |  |                 |                                    |
| B18      | RSVD                      | -                         | Not used   | -  | -               | -                                  |
|          |                           | -<br>AP_WAKE_NFC          | Not used<br>LCD Enable or GPIO   | –<br>Display Connector                       | –<br>Output     | -<br>CMOS – 1.8V                   |



| Pin#   | Jetson TX1 Pin Name   | Tegra X1 Signal                              | Usage/Description  | Usage on Jetson TX1<br>Carrier Board   | Direction   | Pin Type  |
|--|---|--|--|--|---|---|
| B21  | GPIO12 BT EN  | GPS EN                                       | BT 2 Enable or GPIO  | Carrier Dodiu  | Output  | CMOS – 1.8V   |
| B22  | GPIO13 BT WAKE AP   | GPIO PH6                                     | BT 2 Wake AP (Tegra) or GPIO   |  | Input   | CMOS - 1.8V   |
| B23  | GPIO7 TOUCH RST   | TOUCH RST                                    | Touch Reset or GPIO  |  | Output  | CMOS – 1.8V   |
| B24  | TOUCH CLK   | TOUCH CLK                                    | Touch Clock  | 1  | Output  | CMOS – 1.8V   |
| B25  | GPIO6 TOUCH INT   | TOUCH INT                                    | Touch Interrupt or GPIO  | 1  | Input   | CMOS – 1.8V   |
| B26  | LCD VDD EN  | LCD RST                                      | Display Reset  | Display Connector  | Output  | CMOS – 1.8V   |
| B27  | LCD0_BKLT_PWM   | LCD_BL_PWM                                   | Display Backlight PWM #0   |  | Output  | CMOS – 1.8V   |
| B28  | LCD_BKLT_EN   | LCD_BL_EN                                    | Display Backlight Enable   | ]  | Output  | CMOS – 1.8V   |
| B29  | SDIO_CMD  | SDMMC3_CMD                                   | SDIO Command   | CDIO   | Bidir   | CMOS-1.8V   |
| B30  | SDIO_CLK  | SDMMC3_CLK                                   | SDIO Clock   | SDIO   | Output  | CMOS – 1.8V   |
| B31  | GND   | -  | GND  | GND  | -   | GND   |
| B32  | SDIO_D0   | SDMMC3_DAT0                                  | SDIO Data 0  | SDIO   | Bidir   | CMOS – 1.8V   |
| B33  | HDMI_CEC  | HDMI_CEC                                     | HDMI CEC   | HDMI Type A Conn.  | Bidir   | Open Drain, 3.3V  |
| B34  | DP0_AUX_CH-   | DP_AUX_CH0_N                                 | Display Port 0 Auxiliary Channel–  |  | Bidir   | AC-Coupled on Carrier   |
| B35  | DP0_AUX_CH+   | DP_AUX_CHO_P                                 | Display Port 0 Auxiliary Channel+  | Display Connector  | Bidir   | Board (eDP/DP) or Open-<br>Drain, 1.8V (3.3V tolerant -<br>I2C)                         |
| B36  | DP0_HPD   | DP_HPD0                                      | Display Port 0 Hot Plug Detect   |  | Input   | CMOS – 1.8V   |
| B37  | USB0_VBUS_DET   | GPIO_PZ0                                     | USB0 VBUS  | USB 2.0 Micro AB   | Input   | USB VBUS, 5V  |
| B38  | GND   | -  | GND  | GND  | -   | GND   |
| B39  | USB0_D+   | USB0_DP                                      | Micro USB Data+  | USB 2.0 Micro AB   | Bidir   | USB PHY   |
| B40  | USB0_D-   | USB0_DN                                      | Micro USB Data-  |  | Bidir   | 0351111   |
| B41  | GND   | -  | GND  | GND  | -   | GND   |
| B42  | USB2_D+   | USB3_DP                                      | USB 2.0, Port 2 Data+  | M.2 Key E  | Bidir   | USB PHY   |
| B43  | USB2_D-   | USB3_DN                                      | USB 2.0, Port 2 Data-  | ,  | Bidir   |   |
| B44  | GND   | -  | GND  | GND  | -   | GND   |
| B45  | PEX1_REFCLK+  | PEX_CLK2P                                    | PCIe Reference Clock 1+  | M.2 Key E  | Output  | PCIe PHY  |
| B46  | PEX1_REFCLK-  | PEX_CLK2N                                    | PCIe Reference Clock 1–  | ,<br>  | Output  | _   |
| B47  | GND   | -  | GND  | GND  | -   | GND   |
| B48<br>B49   | RSVD<br>RSVD  | -  | Not used Not used  | <del>-</del>   | _   | -   |
| B50  | POWER_BTN#  | BUTTON_PWR_ON                                | Power on. Connected to PMIC ENO which has internal $10 \mathrm{K}\Omega$ Pull-up to VDD_5V0_SYS. Also connected to Tegra POWER_ON pin through Diode with $100 \mathrm{k}\Omega$ pull-up to VDD_1V8_AP near Tegra.  | System   | Input   | CMOS – 5.0V (see note 3)  |
| C1   | V00 W   |  | Main power – Supplies PMIC & external  |  |   |   |
| C2   | VDD_IN  |  |  |  |   |   |
|  | VDD_IN  | 1-   | supplies   | Main DC input  | Input   | 5.5V-19.6V  |
| C3   | _   | -  | 1  | Main DC input GND  | Input<br>–  | 5.5V-19.6V<br>GND   |
| C3<br>C4   | VDD_IN  | -  | supplies   | · ·  | Input<br>-<br>-   |   |
|  | VDD_IN<br>GND   | -<br>-<br>-                                  | supplies<br>GND  | GND  | Input<br>-<br>-<br>-                                    | GND   |
| C4   | VDD_IN GND GND RSVD 12C_CAM_CLK   | -<br>-<br>-<br>-<br>CAM_I2C_SCL              | supplies GND GND   | GND  | -<br>-<br>Bidir   | GND   |
| C4<br>C5   | VDD_IN GND GND RSVD   | -<br>-<br>-<br>-<br>CAM_I2C_SCL<br>LCD_GPI01 | supplies GND GND Not used  | GND<br>GND   | -<br>-<br>-   | GND<br>GND  |
| C4<br>C5<br>C6   | VDD_IN GND GND RSVD 12C_CAM_CLK   |  | GND GND Not used Camera I2C Clock  | GND GND - Camera Connector   | -<br>-<br>Bidir   | GND GND - Open Drain – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8   | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD                               |  | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used  | GND GND - Camera Connector   | -<br>-<br>Bidir   | GND GND - Open Drain – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9   | VDD_IN GND GND RSVD 12C_CAM_CLK BATLOW# RSVD RSVD RSVD                          |  | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used   | GND GND - Camera Connector   | -<br>-<br>Bidir   | GND GND - Open Drain – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10                                    | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD                     |  | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used   | GND GND Camera Connector System  | -<br>-<br>Bidir   | GND GND - Open Drain – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11                             | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD           |  | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used  | GND GND - Camera Connector   | Bidir Input   | GND GND - Open Drain – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11<br>C12<br>C13               | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01<br>-<br>-<br>-<br>-<br>-<br>-      | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used   | GND GND Camera Connector System  | Bidir Input   | GND GND - Open Drain – 1.8V CMOS – 1.8V   |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11<br>C12<br>C13               | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01 GPIO_PK1                           | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used I2S Audio Port 1 Data In   | GND GND  Camera Connector System  GPIO Expansion                                 | Bidir Input Input - Input Input Input Input Input Input | GND GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V                                     |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>C15 | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD GPIO1  GPIO_PK1 GPIO_PK3                 | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock  | GND GND  Camera Connector System  GPIO Expansion Header                          | Bidir Input Input - Input Input Bidir                   | GND GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V                         |
| C4<br>C5<br>C6<br>C7<br>C8<br>C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>C15 | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01 GPIO_PK1                           | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM   | GND GND  Camera Connector System  GPIO Expansion                                 | Bidir Input Input Input Input Bidir Output              | GND GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V                                     |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17                          | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD GPIO1  GPIO_PK1 GPIO_PK3                 | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used   | GND GND  Camera Connector System  GPIO Expansion Header                          | Bidir Input Input - Input Input Bidir                   | GND GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V                         |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18                      | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD GPIO1  GPIO_PK1 GPIO_PK3                 | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used   | GND GND  Camera Connector System  GPIO Expansion Header                          | Bidir Input Input Input Bidir Output                    | GND GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V                         |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19                  | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD GPIO1  GPIO_PK1 GPIO_PK3                 | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used Not used  | GND GND  Camera Connector System  GPIO Expansion Header                          | Bidir Input  Input  Input  Input  Bidir  Output         | GND GND  - Open Drain – 1.8V  CMOS – 1.8V   |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20              | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD GPIO1  GPIO_PK1 GPIO_PK3                 | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used  | GND GND - Camera Connector System GPIO Expansion Header Fan                      | Bidir Input Input Input Bidir Output                    | GND GND - Open Drain – 1.8V CMOS – 1.8V |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21          | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01  GPI0_PK1 GPI0_PK3 GPI0_PE7        | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used Not used Not used Not used GND  | GND GND  Camera Connector System  GPIO Expansion Header                          | Bidir Input  Input Bidir Output                         | GND GND  - Open Drain – 1.8V  CMOS – 1.8V   |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22      | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01  GPI0_PK1 GPI0_PK3 GPI0_PE7        | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used Not used Control Clock Cont | GND GND - Camera Connector System GPIO Expansion Header Fan                      | Bidir Input  Input Bidir Output  Input Bidir            | GND GND - Open Drain – 1.8V CMOS – 1.8V |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23  | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01  GPI0_PK1 GPI0_PK3 GPI0_PE7        | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used Control Cock Fan PWM Cock Cock Cock Cock Cock Cock Cock Cock  | GND GND - Camera Connector System GPIO Expansion Header Fan GND Camera Connector | Bidir Input  Input Bidir Output                         | GND GND  - Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V        |
| C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22      | VDD_IN GND GND RSVD I2C_CAM_CLK BATLOW# RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD | LCD_GPI01  GPI0_PK1 GPI0_PK3 GPI0_PE7        | supplies GND GND Not used Camera I2C Clock GPIO – Low Battery Not used Not used Not used Not used Not used Not used I2S Audio Port 1 Data In I2S Audio Port 1 Clock Fan PWM Not used Not used Not used Not used Control Clock Cont | GND GND Camera Connector System GPIO Expansion Header Fan GND                    | Bidir Input  Input Bidir Output  Input Bidir            | GND GND  - Open Drain – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V  CMOS – 1.8V        |



#### AIDIVO

|  | W  | L Comments   |  | i.   |  |   |
|--|--|--|--|--|--|---|
| Pin#   | Jetson TX1 Pin Name  | Tegra X1 Signal  | Usage/Description  | Usage on Jetson TX1<br>Carrier Board   | Direction  | Pin Type  |
| C27  | GND  | -  | GND  | GND  | -  | GND   |
| C28  | CSI1_D0-   | CSI_B_D0_N   | Camera, CSI 1 Data 0-  | Camera Connector   | Input  | MIPI D-PHY  |
| C29  | CSI1_D0+   | CSI_B_D0_P   | Camera, CSI 1 Data 0+  | Carriera Confrector  | Input  | WIIFI D-FHT   |
| C30  | GND  | -  | GND GND  |  | -  | GND   |
| C31  | DSI3_D0+   | DSI_B_D2_P   |  | Display, DSI 3 Data 2+  Display Connector  |  | MIPI D-PHY  |
| C32  | DSI3_D0-   | DSI_B_D2_N   | Display, DSI 3 Data 2–   | oup.   | Output   | ON ID   |
| C33  | GND  | -  | GND  | GND  | -  | GND   |
| C34  | DSI1_D0+<br>DSI1_D0-   | DSI_A_D2_P<br>DSI A D2 N   | Display, DSI 1 Data 2+ Display, DSI 1 Data 2-  | Display Connector  | Output<br>Output   | MIPI D-PHY  |
| C36  | GND  | DSI_A_DZ_N   | GND  | GND  | Output   | GND   |
| C37  | DP1 TX1-   | HDMI DP TXDN1  | DisplayPort 1 Lane 1- / HDMI Lane 1-   | GND  | Output   | AC-Coupled on carrier   |
| C38  | DP1 TX1+   | HDMI_DP_TXDP1  | DisplayPort 1 Lane 1+ / HDMI Lane 1+   | HDMI Type A Conn.  | Output   | board   |
| C39  | GND  | -  | GND  | GND  | -  | GND   |
| C40  | PEX2 TX+   | PEX_TX2P   | PCle #0 Lane 2 Transmit+   |  | Output   | PCle PHY, AC-Coupled on   |
| C41  | PEX2 TX-   | PEX TX2N   | PCle #0 Lane 2 Transmit –  | PCle x4 Connector  | Output   | carrier board   |
| C42  | GND  | -  | GND  | GND  | -  | GND   |
| C43  | USB_SSO_TX+  | PEX_TX5P   | USB 3.0 #1 Transmit+ (PCle Lane 5)   |  | Output   | USB SS PHY, AC-Coupled on   |
| C44  | USB_SSO_TX-  | PEX_TX5N   | USB 3.0 #1 Transmit-(PCle Lane 5)  | USB 3.0 Type A   | Output   | carrier board   |
| C45  | GND  | -  | GND  | GND  | -  | GND   |
| C46  | RSVD   | -  | Not used   | -  | -  | -   |
| C47  | PEX1_CLKREQ#   | PEX_L1_CLKREQ_N  | PCIE #1 Clock Request  | M 2 K  | Bidir  | 0 0   |
| C48  | PEXO_CLKREQ#   | PEX_LO_CLKREQ_N  | PCIE #0 Clock Request  | M.2 Key E<br>PCle x4 Connector   | Bidir  | Open Drain 3.3V, Pull-up on the module  |
| C49  | PEXO_RST#  | PEX_LO_RST_N   | PCIe #0 Reset  | 1 Cic x4 Connector   | Output   | the module  |
| C50  | RSVD   | -  | Not used   | -  | -  | -   |
| D1   | RSVD   | -  | Not used   | -  | -  | -   |
| D2   | RSVD   | -  | Not used   | -  | -  | -   |
| D3   | RSVD   | -  | Not used   | -  | -  | -   |
| D4   | RSVD   | -  | Not used   | -  | -  | -   |
| D5   | RSVD   | -  | Not used   | Not Assigned   | -  | -   |
| D6   | I2C_CAM_DAT  | CAM_I2C_SDA  | Camera I2C Data  | Camera Connector   | Bidir  | Open Drain – 1.8V   |
| D7   | GPIO5 CAM FLASH EN   | CAM FLASH EN   | Camera Flash Enable or GPIO  |  | Output   | CMOS – 1.8V   |
| 50   |  |  |  | Not Accessed   |  |   |
| D8   | RSVD   | -  | Not used   | Not Assigned   | -  | -   |
| D9   | RSVD<br>UART1_TX   | -<br>UART3_TX  | Not used UART 1 Transmit   | Not Assigned Serial Port Header  | -<br>Output  | -<br>CMOS – 1.8V  |
| D9<br>D10  | RSVD UART1_TX UART1_RX   | -  | Not used UART 1 Transmit UART 1 Receive  |  | Output   | -   |
| D9<br>D10<br>D11   | RSVD UART1_TX UART1_RX RSVD  | -<br>UART3_TX  | Not used UART 1 Transmit UART 1 Receive Not used   |  | Output<br>Input  | -<br>CMOS – 1.8V  |
| D9<br>D10<br>D11<br>D12  | RSVD UART1_TX UART1_RX RSVD RSVD   | UART3_TX UART3_RX -  | Not used UART 1 Transmit UART 1 Receive Not used Not used  | Serial Port Header -   | Output Input -   | -<br>CMOS – 1.8V<br>CMOS – 1.8V<br>-<br>-   |
| D9 D10 D11 D12 D13   | RSVD UART1_TX UART1_RX RSVD RSVD 12S1_LRCLK  | UART3_TX UART3_RX - GPIO_PK0   | Not used UART 1 Transmit UART 1 Receive Not used Not used I2S Audio Port 1 Left/Right Clock  | Serial Port Header  GPIO Expansion   | Output Input  - Bidir  | -<br>CMOS – 1.8V<br>CMOS – 1.8V<br>-<br>-<br>CMOS – 1.8V  |
| D9 D10 D11 D12 D13 D14   | RSVD UART1_TX UART1_RX RSVD RSVD 1251_LRCLK 1251_SDOUT   | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  | Serial Port Header  GPIO Expansion Header  | Output Input  - Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13   | RSVD UART1_TX UART1_RX RSVD RSVD 12S1_LRCLK  | UART3_TX UART3_RX - GPIO_PK0   | Not used UART 1 Transmit UART 1 Receive Not used Not used I2S Audio Port 1 Left/Right Clock  | Serial Port Header  GPIO Expansion   | Output Input  - Bidir  | -<br>CMOS – 1.8V<br>CMOS – 1.8V<br>-<br>-<br>CMOS – 1.8V  |
| D9 D10 D11 D12 D13 D14 D15   | RSVD UART1_TX UART1_RX RSVD RSVD 1251_LRCLK 1251_SDOUT 12C_GP0_DAT   | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data   | Serial Port Header  GPIO Expansion Header  | Output Input  - Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16   | RSVD UART1_TX UART1_RX RSVD RSVD 1251_LRCLK 1251_SDOUT 12C_GP0_DAT RSVD RSVD   | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used   | Serial Port Header  GPIO Expansion Header  | Output Input  - Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17   | RSVD UART1_TX UART1_RX RSVD RSVD 1251_LRCLK 1251_SDOUT 12C_GP0_DAT RSVD  | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used   | Serial Port Header  GPIO Expansion Header  | Output Input  Bidir Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18   | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK I2S1_SDOUT I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  RSVD  | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used   | Serial Port Header  GPIO Expansion Header  | Output Input  Bidir Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19   | RSVD UART1_TX UART1_RX RSVD RSVD I2S1_LRCLK I2S1_SDOUT I2C_GPO_DAT RSVD RSVD RSVD RSVD RSVD  | UART3_TX UART3_RX - GPIO_PK0 GPIO_PK2  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used   | Serial Port Header  GPIO Expansion Header  I2C (General) GND   | Output Input  Bidir Bidir Bidir  | - CMOS - 1.8V CMOS - 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20   | RSVD UART1_TX UART1_RX RSVD RSVD I2S1_LRCLK I2S1_SDOUT I2C_GP0_DAT RSVD RSVD RSVD RSVD RSVD RSVD RSVD  | UART3_TX UART3_RX  GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  GND  | Serial Port Header  GPIO Expansion Header 12C (General)  | Output Input  - Bidir Bidir Bidir  | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21   | RSVD UART1_TX UART1_RX RSVD RSVD I2S1_LRCLK I2S1_SDOUT I2C_GP0_DAT RSVD RSVD RSVD RSVD RSVD RSVD RSVD GND CSI5_CLK-  | UART3_TX UART3_RX  GPIO_PKO GPIO_PK2 GEN1_I2C_SDA CSI_F_CLK_N  | Not used  UART 1 Transmit  UART 1 Receive  Not used  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock—  | Serial Port Header  GPIO Expansion Header  I2C (General) GND   | Output Input  - Bidir Bidir Bidir Input - Input  | - CMOS - 1.8V CMOS - 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22   | RSVD UART1_TX UART1_RX RSVD RSVD I2S1_LRCLK I2S1_SDOUT I2C_GP0_DAT RSVD RSVD RSVD RSVD RSVD RSVD RSVD GND CSI5_CLK- CSI5_CLK+  | UART3_TX UART3_RX  GPIO_PKO GPIO_PK2 GEN1_I2C_SDA CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N                              | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  Outused  Not used  Not used  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector   | Output Input  - Bidir Bidir Bidir Input - Input Input Input  | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23   | RSVD UART1_TX UART1_RX RSVD RSVD I251_LRCLK I251_SDOUT I2C_GPO_DAT RSVD RSVD RSVD RSVD RSVD RSVD RSVD GND CSI5_CLK- CSI5_CLK+ GND  | UART3_TX UART3_RX  GPIO_PKO GPIO_PK2 GEN1_I2C_SDA CSI_F_CLK_N CSI_F_CLK_P -  | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Ont used  Not used  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  | Serial Port Header  GPIO Expansion Header 12C (General) GND Camera Connector   | Output Input  - Bidir Bidir Bidir Input - Input Input Input Input Input Input  | - CMOS – 1.8V CMOS – 1.8V  CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V Open Drain – 1.8V GND MIPI D-PHY                                   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24   | RSVD UART1_TX UART1_RX RSVD RSVD I2S1_LRCLK I2S1_SDOUT I2C_GPO_DAT RSVD RSVD RSVD RSVD RSVD GND CSI5_CLK- CSI5_CLK+ GND CSI3_CLK+ GND  | UART3_TX UART3_RX  GPIO_PKO GPIO_PK2 GEN1_I2C_SDA CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N                              | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock-  Camera, CSI 3 Clock-  Camera, CSI 3 Clock+  GND  | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector   | Output Input  - Bidir Bidir Bidir Input  - Input Input Input Input Input   | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25   | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK-  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK-   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Out used  Not used  Not used  Not used  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock-  Camera, CSI 1 Clock-  | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector  GND  Camera Connector  | Output Input  - Bidir Bidir Bidir Input - Input Input Input Input Input Input  | - CMOS - 1.8V CMOS - 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28                                 | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK-  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK-  CSI1_CLK+  CSI1_CLK+   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P -             | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock-  Camera, CSI 1 Clock-  Camera, CSI 1 Clock-  Camera, CSI 1 Clock-   | Serial Port Header  GPIO Expansion Header 12C (General) GND Camera Connector GND Camera Connector GND Camera Connector                       | Output Input  Bidir Bidir Bidir  Input  Input  Input  Input  Input Input Input Input Input Input Input   | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29                             | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK-  CSI5_CLK+ GND  CSI3_CLK-  CSI3_CLK+ GND  CSI1_CLK-  CSI1_CLK+ GND   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock-   | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector  GND  Camera Connector  | Output Input Input Bidir Bidir Bidir Input   | - CMOS - 1.8V CMOS - 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30                         | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK-  CSI5_CLK+ GND  CSI3_CLK+ GND  CSI1_CLK- CSI1_CLK+ GND  RSVD   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock-  Camera, CS | Serial Port Header  GPIO Expansion Header 12C (General) GND Camera Connector GND Camera Connector GND Camera Connector                       | Output Input  - Bidir Bidir Bidir Input  | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31                     | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock-  Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock+  GND  Not used  Not used  Not used  | Serial Port Header  GPIO Expansion Header  I2C (General) GND Camera Connector GND Camera Connector GND Camera Connector GND Camera Connector | Output Input Input Bidir Bidir Bidir Input   | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32                 | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Rot used  Not used  GND  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock+  GND  Not used  Not used  Not used  Not used  | Serial Port Header  GPIO Expansion Header 12C (General) GND Camera Connector GND Camera Connector GND Camera Connector                       | Output Input Input Bidir Bidir Bidir Input   | - CMOS – 1.8V Open Drain – 1.8V – – – – – – – – – – – – – – – – – – – |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33             | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Rob  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock+  GND  Not used  | Serial Port Header  GPIO Expansion Header  I2C (General) GND Camera Connector GND Camera Connector GND Camera Connector GND Camera Connector | Output Input  - Bidir Bidir Bidir Input  | - CMOS – 1.8V CMOS – 1.8V   |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34         | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD   | UART3_TX UART3_RX  - GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  CSI_F_CLK_N CSI_F_CLK_P - CSI_D_CLK_N CSI_D_CLK_P - CSI_B_CLK_N | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  GND  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock+  GND  Not used  | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector  GND  Camera Connector  GND  Camera Connector  GND  GND  GND  | Output Input Input Bidir Bidir Bidir Input   | - CMOS – 1.8V Open Drain – 1.8V — — — — — — — — — — — — — — — — — — — |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35     | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I251_LRCLK  I251_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  RSVD   | - UART3_TX UART3_RX - GPIO_PKO GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Rob  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock-  Camera, CSI 2 Clock-  Camera, CSI 3 Cl | Serial Port Header  GPIO Expansion Header  I2C (General) GND Camera Connector GND Camera Connector GND Camera Connector GND Camera Connector | Output Input Input Bidir Bidir Bidir Input I | - CMOS – 1.8V Open Drain – 1.8V — — — — — — — — — — — — — — — — — — — |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I251_LRCLK  I251_SDOUT  I2C_GPO_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD  RSVD  RSVD  RSVD  RSVD  RSVD  RSVD  CSI1_CLK-  CSI1_CLK+  GND  RSVD  | - UART3_TX UART3_RX - GPIO_PKO GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Rob  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock- Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock- C | Serial Port Header  GPIO Expansion Header  I2C (General) GND  Camera Connector  GND  Camera Connector  GND  Camera Connector  GND  GND  GND  | - Output Input Bidir Bidir Bidir Input   | - CMOS – 1.8V Open Drain – 1.8V — — — — — — — — — — — — — — — — — — — |
| D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35     | RSVD  UART1_TX  UART1_RX  RSVD  RSVD  I2S1_LRCLK  I2S1_SDOUT  I2C_GP0_DAT  RSVD  RSVD  RSVD  RSVD  GND  CSI5_CLK+  GND  CSI3_CLK+  GND  CSI1_CLK+  GND  CSI1_CLK+  GND  RSVD  RSVD  RSVD  RSVD  RSVD  RSVD  CSI1_CLK+  CSI1_ | - UART3_TX UART3_RX - GPIO_PKO GPIO_PKO GPIO_PK2 GEN1_I2C_SDA  | Not used  UART 1 Transmit  UART 1 Receive  Not used  I2S Audio Port 1 Left/Right Clock  I2S Audio Port 1 Data Out  General I2C Bus #0 Data  Not used  Not used  Not used  Not used  Rob  Camera, CSI 5 Clock- Camera, CSI 5 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 3 Clock+  GND  Camera, CSI 1 Clock+  GND  Camera, CSI 1 Clock-  Camera, CSI 2 Clock-  Camera, CSI 3 Cl | Serial Port Header  GPIO Expansion Header  12C (General) GND Camera Connector GND Camera Connector GND GND GND GND GND GND                   | Output Input Input Bidir Bidir Bidir Input I | - CMOS – 1.8V Open Drain – 1.8V — — — — — — — — — — — — — — — — — — — |



|  |   | •  |   | l .  |   |   |
|--|---|--|---|--|---|---|
| Pin#   | Jetson TX1 Pin Name   | Tegra X1 Signal  | Usage/Description   | Usage on Jetson TX1<br>Carrier Board   | Direction   | Pin Type  |
| D39  | PEX_RFU_TX+   | PEX_TX1P   | PCIe #0 Lane 3 Transmit+  |  | Output  | PCIe PHY, AC-Coupled on   |
| D40  | PEX_RFU_TX-   | PEX_TX1N   | PCIe #0 Lane 3 Transmit-  | PCle x4 Connector  | Output  | carrier board   |
| D41  | GND   | _  | GND   | GND  | -   | GND   |
| D42  | USB_SS1_TX+   | PEX_TX3P   | USB 3.0 #2 or PCle #0 Lane 1 Transmit+  |  | Output  | USB SS PHY, AC-Coupled on   |
| D43  | USB SS1 TX-   | PEX TX3N   | USB 3.0 #2 or PCle #0 Lane 1 Transmit-  | PCle x4 Connector  | Output  | carrier board   |
| D44  | GND   | _  | GND   | GND  | _   | GND   |
| D45  | SATA_TX+  | SATA LO TXP  | SATA or USB 3.0 #3 Transmit+  |  | Output  | SATA PHY, AC-Coupled on   |
| D46  | SATA TX-  | SATA LO TXN  | SATA or USB 3.0 #3 Transmit-  | SATA Connector   | Output  | carrier board   |
| D47  | RSVD  | -  | Not used  | _  | -   | _   |
|  |   |  |   |  |   | Open Drain 3.3V, Pull-up on   |
| D48  | PEX_WAKE#   | PEX_WAKE_N   | PCIe Wake   | PCle x4 conn & M.2   | Input   | the module  |
| D49  | RSVD  | -  | Not used  | -  | -   | -   |
| D50  | RSVD  | -  | Not used  | -  | -   | -   |
| E1   | FORCE_RECOV#  | BUTTON_VOL_UP  | Force Recovery strap pin  | System   | Input   | CMOS – 1.8V   |
| E2   | SLEEP#  | BUTTON_SLIDE_SW  | Sleep Request to the module from<br>the carrier board. An internal<br>Tegra pull-up is present on the<br>signal.  | Sleep (VOL DOWN)<br>button   | Input   | CMOS – 1.8V (see note 3)  |
| E3   | SPIO CLK  | SPI4 SCK   | SPI 0 Clock   |  | Bidir   | CMOS – 1.8V   |
| E4   | SPIO MISO   | SPI4 MISO  | SPI 0 MISO  | Display Connector  | Bidir   | CMOS – 1.8V   |
| E5   | I2S3 SDIN   | DAP4 DIN   | I2S Audio Port 3 Data In  |  | Input   | CMOS - 1.8V   |
| E6   | 1253_5B1IN  | DAP4_DIN   | I2S Audio Port 3 Clock  | Camera Connector   | Bidir   | CMOS – 1.8V   |
| E7   | RSVD  | DAI 4_SCER   | Not used  | _  | -   | -   |
| E8   | RSVD  | -  | Not used  | _  | _   | -   |
|  |   | - LIADTO DTC   |   | -  | 0   | CMOC 1.0V   |
| E9   | UART1_RTS#  | UART3_RTS  | UART 1 Request to Send  | Serial Port Header   | Output  | CMOS - 1.8V   |
| E10  | UART1_CTS#  | UART3_CTS  | UART 1 Clear to Send  |  | Input   | CMOS – 1.8V   |
| E11  | RSVD  | -  | Not used  | -  | -   | -   |
| E12  | RSVD  | -  | Not used  | -  | -   | -   |
| E13  | SPI1_CS1#   | SPI1_CS1   | SPI 1 Chip Select 1   | Expansion Header   | Bidir   | CMOS – 1.8V   |
| E14  | SPI1_CSO#   | SPI1_CS0   | SPI 1 Chip Select 0   |  | Bidir   | CMOS – 1.8V   |
| E15  | I2C_GPO_CLK   | GEN1_I2C_SCL   | General I2C Bus #0 Clock  | I2C (General)  | Bidir   | Open Drain – 1.8V   |
| E16  | RSVD  | -  | Not used  | -  | -   | -   |
| E17  | RSVD  | -  | Not used  | -  | -   | -   |
| E18  | RSVD  | -  | Not used  | -  | -   | -   |
| E19  | GND   | _  | GND   | GND  | -   | GND   |
| E20  | CSI5_D1-  | CSI_F_D1_N   | Camera, CSI 5 Data 1-   | C  | Input   | MIDLD DILLY   |
| E21  | CSI5_D1+  | CSI_F_D1_P   | Camera, CSI 5 Data 1+   | Camera Connector   | Input   | MIPI D-PHY  |
| E22  | GND   | _  | GND   | GND  | _   | GND   |
| E23  |   |  |   |  |   |   |
| E24  | CSI3 D1-  | CSI D D1 N   | Camera, CSI 3 Data 1-   |  | Input   |   |
| E25  | CSI3_D1-<br>CSI3_D1+  | CSI_D_D1_N<br>CSI_D_D1_P   | Camera, CSI 3 Data 1–<br>Camera, CSI 3 Data 1+  | Camera Connector   | Input<br>Input  | MIPI D-PHY  |
| EZO  | CSI3_D1+  |  | Camera, CSI 3 Data 1+   |  |   | MIPI D-PHY  |
| -  | CSI3_D1+<br>GND   | CSI_D_D1_P   | Camera, CSI 3 Data 1+<br>GND  | GND  | Input<br>–  | MIPI D-PHY<br>GND   |
| E26  | CSI3_D1+<br>GND<br>CSI1_D1-   | CSI_D_D1_P - CSI_B_D1_N  | Camera, CSI 3 Data 1+<br>GND<br>Camera, CSI 1 Data 1-   |  | Input<br>-<br>Input   | MIPI D-PHY  |
| E26<br>E27   | CSI3_D1+ GND CSI1_D1- CSI1_D1+  | CSI_D_D1_P   | Camera, CSI 1 Data 1+  GND  Camera, CSI 1 Data 1-  Camera, CSI 1 Data 1+  | GND<br>Camera Connector  | Input<br>–  | MIPI D-PHY<br>GND<br>MIPI D-PHY   |
| E26<br>E27<br>E28  | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND  | CSI D D1 P  - CSI B D1 N  CSI B D1 P  -  | Camera, CSI 3 Data 1+  GND  Camera, CSI 1 Data 1-  Camera, CSI 1 Data 1+  GND   | GND Camera Connector GND   | Input - Input Input   | MIPI D-PHY  GND  MIPI D-PHY  GND  |
| E26<br>E27<br>E28<br>E29   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+   | CSI D D1 P  -  CSI B D1 N  CSI B D1 P  -  DSI B D3 P   | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+  | GND<br>Camera Connector  | Input  Input Input Input Output   | MIPI D-PHY<br>GND<br>MIPI D-PHY   |
| E26<br>E27<br>E28<br>E29<br>E30  | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1-  | CSI D D1 P  - CSI B D1 N  CSI B D1 P  -  | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3-   | GND Camera Connector GND Display Connector   | Input - Input Input   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND  | CSI D_D1 P  - CSI B_D1_N CSI B_D1_P - DSI B_D3_P DSI B_D3_N -  | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND   | GND Camera Connector GND   | Input Input Input Input Output Output -   | MIPI D-PHY  GND  MIPI D-PHY  GND  |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+   | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P   | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+  | GND Camera Connector GND Display Connector   | Input  Input  Input  Input  Output  Output  Output  Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1+ DSI1_D1-   | CSI D_D1 P  - CSI B_D1_N CSI B_D1_P - DSI B_D3_P DSI B_D3_N -  | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3-  | GND Camera Connector GND Display Connector GND Display Connector   | Input Input Input Input Output Output -   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY   |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34  | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND  | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  -  | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND  | GND Camera Connector GND Display Connector GND   | Input  - Input Input Output Output Output Output Output Output Output   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3-   | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI Clk Lane-  | GND Camera Connector GND Display Connector GND Display Connector   | Input  - Input Input - Output Output - Output Output Output Output Output Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier   |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36  | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+  | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  -  | Camera, CSI 3 Data 1+  GND  Camera, CSI 1 Data 1-  Camera, CSI 1 Data 1+  GND  Display, DSI 3 Data 3+  Display, DSI 3 Data 3-  GND  Display, DSI 1 Data 3+  Display, DSI 1 Data 3+  Display, DSI 1 Data 3-  GND  DisplayPort 1 Lane 3- / HDMI CIk Lane-  DisplayPort 1 Lane 3+ / HDMI CIk Lane+   | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn.   | Input  - Input Input Output Output Output Output Output Output Output   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board   |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND  | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDN3   | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND  | GND Camera Connector GND Display Connector GND Display Connector GND Display Connector   | Input  - Input Input Output Output Output Output Output Output - Output Output - Output Output Output   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37   | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0-   | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDN3  - HDMI DP TXDN3  - HDMI DP TXDN0                       | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI Clk Lane- DisplayPort 1 Lane 3+ / HDMI Clk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2-  | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn.   | Input  - Input Input Output Output Output Output Output - Output Output Output Output Output Output Output Output Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier   |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38                                    | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+                                    | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDN3   | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0- / HDMI Lane 2+   | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn.                       | Input  - Input Input - Output Output - Output Output Output - Output - Output - Output - Output - Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board   |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40                      | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND                                | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  HDMI DP TXDP0  -                      | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0- / HDMI Lane 2+ GND  | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn.   | Input  - Input Input - Output Output - Output Output - Output Output - Output Output - | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND                              |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40<br>E41               | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND PP1_TX0+ GND PEX1_TX+          | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  HDMI DP TXDP0  - PEX TXOP             | Camera, CSI 3 Data 1+  GND  Camera, CSI 1 Data 1-  Camera, CSI 1 Data 1+  GND  Display, DSI 3 Data 3+  Display, DSI 3 Data 3-  GND  Display, DSI 1 Data 3+  Display, DSI 1 Data 3+  Display, DSI 1 Data 3-  GND  DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND  DisplayPort 1 Lane 0- / HDMI Lane 2-  DisplayPort 1 Lane 0+ / HDMI Lane 2+  GND  PCIe #1 Lane or USB 3.0 #2 Transmit+   | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn.                       | Input  - Input Input Output Output Output Output Output - Output Output Output Output Output Output Output Output Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  PCIE PHY, AC-Coupled on     |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40                      | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND                                | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  HDMI DP TXDP0  -                      | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0- / HDMI Lane 2+ GND  | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn.                       | Input  - Input Input - Output Output - Output Output - Output Output - Output Output - | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND                              |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40<br>E41               | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND PEX1_TX+ PEX1_TX- GND          | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  HDMI DP TXDP0  - PEX TXOP             | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0+ / HDMI Lane 2+ GND PCIe #1 Lane or USB 3.0 #2 Transmit+ PCIe #1 Lane or USB 3.0 #2 Transmit - GND                             | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn.                       | Input  - Input Input Output Output Output Output Output - Output Output Output - Output Output Output - Output                                   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  PCIE PHY, AC-Coupled on     |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40<br>E41<br>E42        | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND PP1_TX0+ GND PEX1_TX+ PEX1_TX- | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  HDMI DP TXDP0  - PEX TXOP             | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane- GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0- / HDMI Lane 2+ GND PCIe #1 Lane or USB 3.0 #2 Transmit+ PCIe #1 Lane or USB 3.0 #2 Transmit- | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn. GND M.2 Key E GND     | Input  - Input Input Output Output Output Output Output - Output Output Output - Output Output Output - Output                                   | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board |
| E26<br>E27<br>E28<br>E29<br>E30<br>E31<br>E32<br>E33<br>E34<br>E35<br>E36<br>E37<br>E38<br>E39<br>E40<br>E41<br>E42<br>E42 | CSI3_D1+ GND CSI1_D1- CSI1_D1+ GND DSI3_D1+ DSI3_D1- GND DSI1_D1+ DSI1_D1- GND DP1_TX3- DP1_TX3+ GND DP1_TX0- DP1_TX0+ GND PEX1_TX+ PEX1_TX- GND          | CSI D D1 P  - CSI B D1 N  CSI B D1 P  - DSI B D3 P  DSI B D3 N  - DSI A D3 P  DSI A D3 N  - HDMI DP TXDN3  HDMI DP TXDP3  - HDMI DP TXDP0  - HDMI DP TXDP0  - PEX TXOP  PEX TXOP | Camera, CSI 3 Data 1+ GND Camera, CSI 1 Data 1- Camera, CSI 1 Data 1+ GND Display, DSI 3 Data 3+ Display, DSI 3 Data 3- GND Display, DSI 1 Data 3+ Display, DSI 1 Data 3- GND Display, DSI 1 Data 3- GND DisplayPort 1 Lane 3- / HDMI CIk Lane- DisplayPort 1 Lane 3+ / HDMI CIk Lane+ GND DisplayPort 1 Lane 0- / HDMI Lane 2- DisplayPort 1 Lane 0+ / HDMI Lane 2+ GND PCIe #1 Lane or USB 3.0 #2 Transmit+ PCIe #1 Lane or USB 3.0 #2 Transmit - GND                             | GND Camera Connector GND Display Connector GND Display Connector GND HDMI Type A Conn. GND HDMI Type A Conn. GND HDMI Type A Conn. | Input  - Input Input - Output Output - Output  | MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  MIPI D-PHY  GND  AC-Coupled on carrier board  GND  AC-Coupled on carrier board  GND  PCIe PHY, AC-Coupled on carrier board  GND                    |



| E48         GBE_MDI0+         -         GBE Transformer Data 0+         LAN         Bidir           E49         GBE_MDI0-         -         GbE Transformer Data 0-         Bidir           E50         PEX1_RST#         PEX_L1_RST_N         PCIe #1 Reset         M.2 Key E         Output           F1         AUDIO_MCLK         AUD_MCLK         Audio Codec Master Clock         Expansion Header         Output           F2         GPIO19_AUD_RST         GPIO_X1_AUD         Audio Codec Reset or GPIO         Expansion Header         Output           F3         SPIO_CSO#         SPI4_CSO         SPI O Chip Select 0         Display Connector         Bidir           F4         SPIO_MOSI         SPI4_MOSI         SPI O MOSI         Bidir         Bidir           F5         I2S3_LRCLK         DAP4_FS         I2S Audio Port 3 Left/Right Clock         Bidir         Bidir           F6         I2S3_SDOUT         DAP4_DOUT         I2S Audio Port 3 Data Out         Camera Connector         Output           F8         CAM1_MCLK         CAM2_PWDN         Camera 1 Reference Clock         Output         Output           F9         CAM0_MCLK         CAM1_MCLK         Camera 0 Reference Clock         Output         Output           F10         GND<  | MDI Drain 3.3V, Pull-up on the module CMOS – 1.8V                 |
|---|---|
| Bidir   | MDI Drain 3.3V, Pull-up on the module CMOS – 1.8V GND  - CMOS – 1.8V CMOS – 1.8V GND  GND  GND  GND                           |
| Bidir   | Drain 3.3V, Pull-up on the module  CMOS - 1.8V  GND  |
| PEX_L1_RST#   | the module  CMOS – 1.8V  GND  -  CMOS – 1.8V  CMOS – 1.8V  GND  GND  CMOS – 1.8V  GND |
| F2         GPIO19 AUD RST         GPIO X1 AUD         Audio Codec Reset or GPIO         Expansion Header         Output           F3         SPIO_CSO#         SPI4_CSO         SPI O Chip Select 0         Display Connector         Bidir           F4         SPIO_MOSI         SPI4_MOSI         SPI O MOSI         Bidir         Bidir           F5         I2S3_LRCLK         DAP4_FS         I2S Audio Port 3 Left/Right Clock         Bidir         Bidir           F6         I2S3_SDOUT         DAP4_DOUT         I2S Audio Port 3 Data Out         Camera Connector         Output           F7         GPIO1_CAM1_PWR#         CAM2_PWDN         Camera 1 Powerdown or GPIO         Camera Connector         Output           F8         CAM1_MCLK         CAM2_MCLK         Camera 1 Reference Clock         Output           F9         CAM0 MCLK         CAM1 MCLK         Camera 0 Reference Clock         Output           F10         GND         -         Not used         -           F11         RSVD         -         Not used         -           F12         RSVD         -         Not used         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1 MISO           F14         SPI2_MISO         SPI1_MISO  | CMOS – 1.8V  GND  CMOS – 1.8V  GND   |
| SPIO_CSO#   SPIA_CSO   SPIO_CSO#   SPIA_CSO   SPIO_Chip_Select 0   Bidir  | CMOS - 1.8V  GND  -  CMOS - 1.8V  CMOS - 1.8V  CMOS - 1.8V  CMOS - 1.8V  GND   |
| F4         SPI0_MOSI         SPI4_MOSI         SPI 0 MOSI         Display Connector         Bidir           F5         I2S3_LRCLK         DAP4_FS         I2S Audio Port 3 Left/Right Clock         Bidir         Bidir           F6         I2S3_SDOUT         DAP4_DOUT         I2S Audio Port 3 Data Out         Bidir         Bidir           F7         GPI01_CAM1_PWR#         CAM2_PWDN         Camera 1 Powerdown or GPIO         Camera Connector         Output           F8         CAM1_MCLK         CAM2_MCLK         Camera 1 Reference Clock         Output           F9         CAM0_MCLK         CAM1_MCLK         Camera 0 Reference Clock         Output           F10         GND         -         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Expansion Header         Bidir           F14         SPI2_MISO         SPI1_MISO         SPI1_MISO         Bidir         Bidir           F15         GND         -         GND         -         Display/Camera Conns.         Bidir           <  | CMOS – 1.8V  GND  -  CMOS – 1.8V  CMOS – 1.8V  GND  GND  GND  CMOS – 1.8V  CMOS – 1.8V  GND  GND   |
| F4         SPI0_MOSI         SPI4_MOSI         SPI 0 MOSI         Display Connector         Bidir           F5         I2S3_LRCLK         DAP4_FS         I2S Audio Port 3 Left/Right Clock         Bidir         Bidir           F6         I2S3_SDOUT         DAP4_DOUT         I2S Audio Port 3 Data Out         Bidir         Bidir           F7         GPI01_CAM1_PWR#         CAM2_PWDN         Camera 1 Powerdown or GPIO         Camera Connector         Output           F8         CAM1_MCLK         CAM2_MCLK         Camera 1 Reference Clock         Output           F9         CAM0_MCLK         CAM1_MCLK         Camera 0 Reference Clock         Output           F10         GND         -         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Expansion Header         Bidir           F14         SPI2_MISO         SPI1_MISO         SPI1_MISO         Bidir         Bidir           F15         GND         -         GND         -         Display/Camera Conns.         Bidir           <  | CMOS – 1.8V  GND  -  CMOS – 1.8V  CMOS – 1.8V  GND  GND  GND  CMOS – 1.8V  CMOS – 1.8V  GND  GND   |
| F6   I2S3_SDOUT   DAP4_DOUT   I2S Audio Port 3 Data Out     F7   GPIO1_CAM1_PWR#   CAM2_PWDN   Camera 1 Powerdown or GPIO   Camera Connector   Output     F8   CAM1_MCLK   CAM2_MCLK   Camera 1 Reference Clock   Output     F9   CAM0_MCLK   CAM1_MCLK   Camera 0 Reference Clock   Output     F10   GND   - GND   GND   -     F11   RSVD   - Not used       F12   RSVD   - Not used       F13   SPI1_MOSI   SPI1_MOSI   SPI1_MOSI   SPI1_MOSI     F14   SPI1_MISO   SPI1_MISO   SPI1_MISO   SPI1_MISO     F15   GND   - GND   GND   GND   -     F16   SPI2_CS1#   SPI2_CS1   SPI2_Chip_Select 1   Display/Camera Conns.   Bidir     F17   SDCARD_CD#   GPIO_PZ1   SD Card Card Detect   Input     F18   GND   Camera Connector   Output     Output   Output | CMOS – 1.8V<br>CMOS – 1.8V<br>CMOS – 1.8V<br>CMOS – 1.8V<br>GND<br>–<br>–<br>CMOS – 1.8V<br>CMOS – 1.8V<br>GND  |
| F6   I2S3_SDOUT   DAP4_DOUT   I2S Audio Port 3 Data Out     F7   GPIO1_CAM1_PWR#   CAM2_PWDN   Camera 1 Powerdown or GPIO   Camera Connector   Output     F8   CAM1_MCLK   CAM2_MCLK   Camera 1 Reference Clock   Output     F9   CAM0_MCLK   CAM1_MCLK   Camera 0 Reference Clock   Output     F10   GND   - GND   GND   -     F11   RSVD   - Not used       F12   RSVD   - Not used       F13   SPI1_MOSI   SPI1_MOSI   SPI1_MOSI   SPI1_MOSI     F14   SPI1_MISO   SPI1_MISO   SPI1_MISO   SPI1_MISO     F15   GND   - GND   GND   GND   -     F16   SPI2_CS1#   SPI2_CS1   SPI2_Chip_Select 1   Display/Camera Conns.   Bidir     F17   SDCARD_CD#   GPIO_PZ1   SD Card Card Detect   Input     F18   GND   Camera Connector   Output     Output   Output | CMOS – 1.8V<br>CMOS – 1.8V<br>CMOS – 1.8V<br>CMOS – 1.8V<br>GND<br>–<br>–<br>CMOS – 1.8V<br>CMOS – 1.8V<br>GND  |
| F8         CAM1_MCLK         CAM2_MCLK         Camera 1 Reference Clock         Output           F9         CAM0_MCLK         CAM1_MCLK         Camera 0 Reference Clock         Output           F10         GND         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Expansion Header         Bidir           F14         SPI1_MISO         SPI1_MISO         SPI1_MISO         GND         -           F15         GND         -         GND         GND         -           F16         SPI2_CSI#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input  | CMOS – 1.8V  CMOS – 1.8V  GND  -  CMOS – 1.8V  CMOS – 1.8V  GND   |
| F9         CAM0 MCLK         CAM1 MCLK         Camera 0 Reference Clock         Output           F10         GND         -         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -           F13         SPI1 MOSI         SPI1 MOSI         SPI1 MOSI         Bidir           F14         SPI1 MISO         SPI1 MISO         SPI1 MISO         Bidir           F15         GND         -         GND         GND         -           F16         SPI2 CS1#         SPI2 CS1         SPI2 Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD CD#         GPI0 PZ1         SD Card Card Detect         Input  | CMOS – 1.8V  GND  CMOS – 1.8V  CMOS – 1.8V  GND   |
| F9         CAM0 MCLK         CAM1 MCLK         Camera 0 Reference Clock         Output           F10         GND         -         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -           F13         SPI1 MOSI         SPI1 MOSI         SPI1 MOSI         Bidir           F14         SPI1 MISO         SPI1 MISO         SPI1 MISO         Bidir           F15         GND         -         GND         GND         -           F16         SPI2 CS1#         SPI2 CS1         SPI2 Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD CD#         GPI0 PZ1         SD Card Card Detect         Input  | CMOS – 1.8V  GND  -  CMOS – 1.8V  CMOS – 1.8V  GND  |
| F10         GND         GND         -           F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Bidir         Expansion Header         Bidir           F14         SPI1_MISO         SPI1_MISO         SPI1_MISO         Bidir         Bidir           F15         GND         -         GND         GND         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input  | GND  CMOS – 1.8V CMOS – 1.8V GND  |
| F11         RSVD         -         Not used         -         -           F12         RSVD         -         Not used         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Expansion Header         Bidir           F14         SPI1_MISO         SPI1_MISO         SPI1_MISO         GND         -           F15         GND         -         GND         -         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input  | -<br>-<br>CMOS – 1.8V<br>CMOS – 1.8V<br>GND   |
| F12         RSVD         -         Not used         -         -           F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Bidir           F14         SPI1_MISO         SPI1_MISO         SPI1_MISO         Bidir           F15         GND         -         GND         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input   | CMOS-1.8V<br>GND  |
| F13         SPI1_MOSI         SPI1_MOSI         SPI1_MOSI         Bidir           F14         SPI1_MISO         SPI1_MISO         SPI1_MISO         Bidir           F15         GND         -         GND         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input   | CMOS-1.8V<br>GND  |
| F14         SPI1_MISO         SPI1_MISO         Expansion Header         Bidir           F15         GND         -         GND         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input  | CMOS-1.8V<br>GND  |
| F15         GND         -         GND         -           F16         SPI2_CS1#         SPI2_CS1         SPI2_Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input   | GND   |
| F16         SPI2_CS1#         SPI2_CS1         SPI 2 Chip Select 1         Display/Camera Conns.         Bidir           F17         SDCARD_CD#         GPI0_PZ1         SD Card Card Detect         Input  |   |
| F17 SDCARD_CD# GPIO_PZ1 SD Card Card Detect Input   |   |
|   | CMOS - 1.8V   |
| I Ridir C   | CMOS – 3.3/1.8V   |
| SD Card   | CMOS – 3.3/1.8V   |
| F20 SDCARD WP GPIO PZ4 SD Card / SDIO Data 2 Input  | CMOS – 3.3/1.8V   |
| F21 GND - GND - GND -   | GND   |
|   | GND   |
| Camera Connector  | MIPI D-PHY  |
| F23         CSI4_D0+         CSI_E_D0_P         Camera, CSI 4 Data 0+         Input           F24         GND         -         GND         -   | CND   |
|   | GND   |
| F25 CSI2_DO— CSI_C_DO_N Camera, CSI 2 Data 0— Camera Connector Input  | MIPI D-PHY  |
| F26 CSI2 D0+ CSI C D0 P Camera, CSI 2 Data 0+ Input   | CND   |
| F27 GND - GND - GND -   | GND   |
| F28 CSIO_DO— CSI_A_DO_N Camera, CSI O Data O— Camera Connector Camera Connector   | MIPI D-PHY  |
| F29 CSIO_DO+ CSI_A_DO_P Camera, CSI O Data O+ Input   | 0115  |
| F30 GND - GND - GND -   | GND   |
| F31 DSI2_D0+ DSI_B_D0_P Display, DSI 2 Data 0+ Display Connector Display Connector  | MIPI D-PHY  |
| F32 DSI2 D0- DSI_B_D0_N Display, DSI 2 Data 0- Output   | CND   |
| F33 GND - GND - GND -   | GND   |
| F34 DSIO_DO+ DSI_A_DO_P Display, DSI O Data O+ Display Connector  | MIPI D-PHY  |
| F35 DSI0_D0- DSI_A_D0_N Display, DSI 0 Data 0- Output   | 0115  |
| F36 GND - GND - GND -   | GND   |
|   | Coupled on carrier  |
| F38 DP0_TX1+ EDP_TXD1_P Display Port 0 Data Lane 1+ Output  | board   |
| F39 GND - GND - GND -   | GND   |
| PCle x4 Connector   | PHY, AC-Coupled on  |
| F41 PEX2_RX- PEX_RX2N PCle #0 Lane 2 Receive- Input   | carrier board   |
| F42 GND - GND -   | GND   |
| USB 3.U IVDE A  | SS PHY, AC-Coupled  |
| F44 USB_SSO_RX- PEX_RX5N USB 3.0 #1 Receive - (PCIe Lane 5) Input (   | off the module)   |
| F45 GND – GND – GND –   | GND   |
|   | OS – 3.3V Tolerant  |
| F47 GBE_MDI1+ - GbE Transformer Data 1+ LAN Bidir   | MDI   |
| F48 GBE_MDI1 GbE Transformer Data 1- Bidir  |   |
| F49 GND - GND -   | GND   |
| F50 GBE_LINK100# - GbE RJ45 connector Link 100 LED1 LAN Output CM   | OS – 3.3V Tolerant  |
| G1   I2SO_SDIN   DAP1_DIN   I2S Audio Port 0 Data In   Expansion Header   Input   | CMOS-1.8V   |
| G2 I2SO_CLK DAP1_SCLK I2S Audio Port 0 Clock Expansion Header Bidir   | CMOS-1.8V   |
| G3         GND         -         GND         -  | GND   |
| G4         RSVD         -         Not used         -         -         -  | -   |
| G5         I2S2_CLK         DMIC2_DAT         I2S Audio Port 2 Clock         M 2 Kgy E         Bidir  | CMOS-1.8V   |
| G6         I2S2_SDIN         DMIC1_DAT         I2S Audio Port 2 Data In         M.2 Key E         Input   | CMOS-1.8V   |
| G7 GPIO4_CAM_STROBE CAM1_STROBE Camera 1 Strobe or GPIO Camera Connector Output   | CMOS-1.8V   |



#### NVIDIA

| 1101       | DIA.                |                 |                                       |                                      |            |   |
|------------|---------------------|-----------------|---------------------------------------|--------------------------------------|------------|---|
| Pin#       | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                     | Usage on Jetson TX1<br>Carrier Board | Direction  | Pin Type                                |
| G8         | GPIO0_CAM0_PWR#     | CAM1_PWDN       | Camera 1 Powerdown or GPIO            |                                      | Output     | CMOS – 1.8V                             |
| G9         | RSVD                | -               | Not used                              | -                                    | _          | -                                       |
| G10        | RSVD                | -               | Not used                              | -                                    | -          | -                                       |
| G11        | UARTO_RTS#          | UART1_RTS_N     | UART 0 Request to Send                |                                      | Output     | CMOS – 1.8V                             |
| G12        | UARTO_RX            | UART1_RX        | UART 0 Receive                        | Debug Header                         | Input      | CMOS – 1.8V                             |
| G13        | SPI1 CLK            | SPI1 SCK        | SPI 1 Clock                           | Expansion Header                     | Bidir      | CMOS – 1.8V                             |
| G14        | GPIO9_MOTION_INT    | MOTION_INT      | Motion Interrupt or GPIO              | Camera Conn & Exp.<br>Hdr.           | Input      | CMOS – 1.8V                             |
| G15        | SPI2 MOSI           | SPI2 MOSI       | SPI 2 MOSI                            | Tiul.                                | Bidir      | CMOS-1.8V                               |
| G16        | SPI2 CSO#           | SPI2 CS0        | SPI 2 Chip Select 0                   | Display/Camera Conns.                | Bidir      | CMOS – 1.8V                             |
| G17        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G18        | SDCARD CLK          | SDMMC1 CLK      | SD Card / SDIO Clock                  |                                      | Output     | CMOS - 3.3/1.8V                         |
| G19        | SDCARD CMD          | SDMMC1 CMD      | SD Card / SDIO Command                | SD Card                              | Bidir      | CMOS – 3.3/1.8V                         |
| G20        | GND                 | _               | GND                                   | GND                                  | –          | GND                                     |
| G21        | CSI4 CLK-           | CSI E CLK N     | Camera, CSI 4 Clock-                  | GIVD                                 | Input      | GND                                     |
| G21        | CSI4_CLK+           | CSI E CLK P     | Camera CSI 4 Clock+                   | Camera Connector                     | Input      | MIPI D-PHY                              |
|            |                     | C3I_E_CLK_F     |                                       | CND                                  | IIIput     | CND                                     |
| G23        | GND<br>CSI2 CLK     | - CCI C CI K N  | GND                                   | GND                                  | - Inneret  | GND                                     |
| G24        | CSI2_CLK-           | CSI_C_CLK_N     | Camera, CSI 2 Clock-                  | Camera Connector                     | Input      | MIPI D-PHY                              |
| G25        | CSI2_CLK+           | CSI_C_CLK_P     | Camera, CSI 2 Clock+                  | ONE                                  | Input      | ONE                                     |
| G26        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G27        | CSIO_CLK-           | CSI_A_CLK_N     | Camera, CSI 0 Clock-                  | Camera Connector                     | Input      | MIPI D-PHY                              |
| G28        | CSIO_CLK+           | CSI_A_CLK_P     | Camera, CSI 0 Clock+                  |                                      | Input      |   |
| G29        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G30        | DSI2_CLK+           | DSI_B_CLK_P     | Display DSI 2 Clock+                  | Display Connector                    | Output     | MIPI D-PHY                              |
| G31        | DSI2_CLK-           | DSI_B_CLK_N     | Display DSI 2 Clock-                  | Display Connector                    | Output     | 141111111111111111111111111111111111111 |
| G32        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G33        | DSIO_CLK+           | DSI_A_CLK_P     | Display, DSI 0 Clock+                 | Divide Committee                     | Output     | MIDLD DUIV                              |
| G34        | DSIO_CLK-           | DSI_A_CLK_N     | Display, DSI 0 Clock-                 | Display Connector                    | Output     | MIPI D-PHY                              |
| G35        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G36        | DP0_TX2-            | EDP_TXD2_N      | Display Port 0 Data Lane 2-           |                                      | Output     | AC-Coupled on carrier                   |
| G37        | DPO TX2+            | EDP TXD2 P      | Display Port 0 Data Lane 2+           | Display Connector                    | Output     | board                                   |
| G38        | GND                 | -               | GND                                   | GND                                  | _          | GND                                     |
| G39        | PEX RFU RX+         | PEX RX1P        | PCle #0 Lane 3 Receive+               |                                      | Input      | PCIe PHY, AC-Coupled on                 |
| G40        | PEX RFU RX-         | PEX RX1N        | PCIe #0 Lane 3 Receive-               | PCle x4 Connector                    | Input      | carrier board                           |
| G41        | GND                 | _               | GND                                   | GND                                  | _          | GND                                     |
| G42        | USB SS1 RX+         | PEX RX3P        | USB 3.0 #2 or PCle #0 Lane 1 Receive+ |                                      | Input      | USB SS PHY, AC-Coupled                  |
| G43        | USB SS1 RX-         | PEX RX3N        | USB 3.0 #2 or PCle #0 Lane 1 Receive- | PCle x4 Connector                    | Input      | (off the module)                        |
| G44        | GND                 | -               | GND                                   | GND                                  | -          | GND                                     |
| G45        | SATA RX+            | SATA LO RXP     | SATA or USB 3.0 #3 Receive+           |                                      | Input      | SATA PHY, AC-Coupled on                 |
| G46        | SATA RX-            | SATA LO RXN     | SATA or USB 3.0 #3 Receive—           | SATA Connector                       | Input      | carrier board                           |
| G47        | GND                 | JATA_LO_TXTV    | GND                                   | GND                                  | IIIput     | GND                                     |
| G48        | GBE MDI2+           | _               | GbE Transformer Data 2+               | GIVD                                 | Bidir      | GIVE                                    |
|            |                     | 1               |                                       | LAN                                  |            | MDI                                     |
| G49<br>G50 | GBE_MDI2-<br>GND    | _               | GbE Transformer Data 2–  GND          | GND                                  | Bidir      | GND                                     |
| H1         | I2SO LRCLK          | DAP1 FS         | I2S Audio Port 0 Left/Right Clock     | JIVD                                 | Bidir      | CMOS – 1.8V                             |
|            |                     |                 |                                       | Expansion Header                     |            |   |
| H2         | I2SO_SDOUT          | DAP1_DOUT       | 12S Audio Port 0 Data Out             | - Lxpansion neader                   | Bidir      | CMOS -1.8V                              |
| H3         | GPIO20_AUD_INT      | GPIO_PE6        | Audio Codec Interrupt or GPIO         |                                      | Input<br>– | CMOS – 1.8V                             |
| H4         | RSVD                | DANICA CIT      | Not used                              |                                      |            | - CN405 4 314                           |
| H5         | I2S2_LRCLK          | DMIC1_CLK       | 12S Audio Port 2 Left/Right Clock     | M.2 Key E                            | Bidir      | CMOS - 1.8V                             |
| H6         | I2S2_SDOUT          | DMIC2_CLK       | I2S Audio Port 2 Data Out             |                                      | Bidir      | CMOS – 1.8V                             |
| H7         | GPIO3_CAM1_RST#     | CAM_AF_EN       | Camera Autofocus Enable or GPIO       | Camera Connector                     | Output     | CMOS - 1.8V                             |
| H8         | GPIO2_CAM0_RST#     | CAM_RST         | Camera Reset or GPIO                  |                                      | Output     | CMOS – 1.8V                             |
| H9         | RSVD                | -               | Not used                              | -                                    | -          | -                                       |
| H10        | RSVD                | -               | Not used                              | -                                    | -          | -                                       |
| H11        | UARTO_CTS#          | UART1_CTS       | UART 0 Clear to Send                  | Debug Header                         | Input      | CMOS – 1.8V                             |
| H12        | UARTO_TX            | UART1_TX        | UART 0 Transmit                       | 2 coup i reduci                      | Output     | CMOS – 1.8V                             |
| H13        | GPIO8_ALS_PROX_INT  | ALS_PROX_INT    | Proximity sensor Interrupt or GPIO    | Sensor                               | Input      | CMOS – 1.8V                             |
| H14        | SPI2_CLK            | SPI2_SCK        | SPI 2 Clock                           | Display/Camera Conns.                | Bidir      | CMOS – 1.8V                             |
| H15        | SPI2_MISO           | SPI2_MISO       | SPI 2 MISO                            | Display/Camera Conns.                | Bidir      | CMOS – 1.8V                             |
| 1116       | SDCARD_PWR_EN       | GPIO_PZ3        | SD Card power switch Enable           |                                      | Output     | CMOS – 1.8V                             |
| H16        |                     |                 |                                       | <b>-1</b>                            |            |   |
| H17        | SDCARD_D1           | SDMMC1_DAT1     | SD Card / SDIO Data 1                 | SD Card                              | Bidir      | CMOS – 3.3V/1.8V                        |



| Pin# | Jetson TX1 Pin Name | Tegra X1 Signal | Usage/Description                   | Usage on Jetson TX1<br>Carrier Board | Direction | Pin Type                |
|------|---------------------|-----------------|-------------------------------------|--------------------------------------|-----------|-------------------------|
| H19  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H20  | CSI4_D1-            | CSI_E_D1_N      | Camera, CSI 4 Data 1-               | C                                    | Input     | MIDLD DUIV              |
| H21  | CSI4_D1+            | CSI_E_D1_P      | Camera, CSI 4 Data 1+               | Camera Connector                     | Input     | MIPI D-PHY              |
| H22  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H23  | CSI2_D1-            | CSI_C_D1_N      | Camera, CSI 2 Data 1-               | Camera Connector                     | Input     | MIPI D-PHY              |
| H24  | CSI2_D1+            | CSI_C_D1_P      | Camera, CSI 2 Data 1+               | Camera Connector                     | Input     | MIPI D-PHY              |
| H25  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H26  | CSIO_D1-            | CSI_A_D1_N      | Camera, CSI 0 Data 1-               | C                                    | Input     | MIDLD DUIV              |
| H27  | CSIO_D1+            | CSI_A_D1_P      | Camera, CSI 0 Data 1+               | Camera Connector                     | Input     | MIPI D-PHY              |
| H28  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H29  | DSI2_D1+            | DSI_B_D1_P      | Display, DSI 2 Data 1+              | a a .                                | Output    | AUDI D. DIIIV           |
| H30  | DSI2_D1-            | DSI_B_D1_N      | Display, DSI 2 Data 1-              | Display Connector                    | Output    | MIPI D-PHY              |
| H31  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H32  | DSIO_D1+            | DSI_A_D1_P      | Display, DSI 0 Data 1+              | Diamles Commented                    | Output    | MIDLD DLIV              |
| H33  | DSIO_D1-            | DSI_A_D1_N      | Display, DSI 0 Data 1-              | Display Connector                    | Output    | MIPI D-PHY              |
| H34  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H35  | DPO_TX3-            | EDP_TXD3_N      | Display Port 0 Data Lane 3-         | Diamles Commented                    | Output    | AC-Coupled on carrier   |
| H36  | DP0_TX3+            | EDP_TXD3_P      | Display Port 0 Data Lane 3+         | Display Connector                    | Output    | board                   |
| H37  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H38  | DP0_TX0-            | EDP_TXD0_N      | Display Port 0 Data Lane 0-         | Diamles Commenter                    | Output    | AC-Coupled on carrier   |
| H39  | DP0_TX0+            | EDP_TXD0_P      | Display Port 0 Data Lane 0+         | Display Connector                    | Output    | board                   |
| H40  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H41  | PEX1_RX+            | PEX_RXOP        | PCle #1 Lane or USB 3.0 #2 Receive+ | M.2 Key E                            | Input     | PCIe PHY, AC-Coupled on |
| H42  | PEX1_RX-            | PEX_RXON        | PCIe #1 Lane or USB 3.0 #2 Receive- | IVI.2 Key E                          | Input     | carrier board           |
| H43  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H44  | PEXO_RX+            | PEX_RX4P        | PCIe #0 Lane 0 Receive+             | PCIe x4 Connector                    | Input     | PCIe PHY, AC-Coupled on |
| H45  | PEXO_RX-            | PEX_RX4N        | PCIe #0 Lane 0 Receive—             | PCIe x4 Connector                    | Input     | carrier board           |
| H46  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H47  | GBE_MDI3+           | -               | GbE Transformer Data 3+             | LAN                                  | Bidir     | MDI                     |
| H48  | GBE_MDI3-           | -               | GbE Transformer Data 3-             | LAN                                  | Bidir     | MDI                     |
| H49  | GND                 | -               | GND                                 | GND                                  | -         | GND                     |
| H50  | RSVD                | -               | Not used                            | -                                    | -         | -                       |

| Legend | Ground | Power | May not be available on future modules | Reserved | Unassigned on Carrier |
|--------|--------|-------|--|----------|-----------------------|
|--------|--------|-------|--|----------|-----------------------|

- Notes: 1. The Usage/Description column uses the Jetson Parker port/lane/interface references.
  - In the Type/Dir column, Output is from Jetson Parker. Input is to Jetson Parker. Bidir is for Bidirectional
  - 3. These pins are handled as Open-Drain on the carrier board



# 20.0 APPENDIX F: PRELIMINARY DOCUMENT REVISION HISTORY

## Pre-Production Document Change History

| Date                   | Description   |
|------------------------|---|
| NOV, 2015              | Preliminary Release   |
| NOV, 2015<br>JAN, 2016 | Preliminary Release  Section 2.1: Overview  Updated table to correct sharing between USB 3.0 & PCIe.  Removed redundant mention of PCIe WAKE  Section 3.0: Jetson TX1 Pin Descriptions  Highlighted VDD_RTC (A50) in red to indicate power rail  Section 4.0: Power  Added caution that Jetson TX1 is not hot-pluggable  Corrected Jetson TX1 pin # swap for RESET_IN# & RESET_OUT#  Section 4.1: Jetson TX1 Power & Control  Updated VIN_PWR_BAD# usage description in table  Section 4.3: Power Sequence  Added earlier timeslot for VDD_IN & shifted other timings over one slot.  Show POWER_BTN# as low then indeterminate before VIN_PWR_BAD# goes inactive.  Power Discharge figure: Updated components/values/tolerances to match latest reference design.  Section 6.0: USB, PCIe & SATA  Corrected Jetson TX1 module pin name for Lane 1 to PEX_RFU in USB 3.0, PCIe, & SATA lane mapping table |
|                        | <ul> <li>Swapped to have Jetson TX1 names in first row &amp; Tegra X1 Lanes below</li> <li>Added note that x4/x2 lane interfaces can be used instead as single x2 or x1 interfaces</li> <li>Added forward compatible USB 3.0, PCIe &amp; SATA lane mapping table &amp; Moved notes below both mapping tables.</li> <li>Section 6.1: USB</li> <li>Updated figure to show 100ohm series resistor on USB_VBUS_EN[1:0] between EN &amp; OC</li> <li>Updated USB 3.0 Routing Requirements         <ul> <li>Tightened intra-pair skew &amp; intra-pair matching between subsequent discontinuities requirements</li> <li>Added location requirement for AC cap</li> <li>Removed requirements for number of vias &amp; signal to reference</li> <li>Added ESD lay out recommendations (Removed separate ESD &amp; CMC tables)</li> </ul> </li> </ul>   |
|                        | Added additional Serpentine parameters/details Removed separate ESD & CMC requirements tables as these are included in main table.  Section 6.2: Gigabit Ethernet Added example connections for Magnetics & RJ45 connector.  Section 6.3: PCIe Updated routing requirements Reorganized requirements into different groups & combined main & additional requirement tables Removed Connector Breakout area requirement Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements  |
|                        | <ul> <li>Updated requirement for location of AC cap</li> <li>Section 6.4: SATA</li> <li>Added discharge circuitry to connections figure for VDD_5V0_IO_SLP &amp; VDD_12V_SLP rails</li> <li>Added note to ensure customers not only meet routing requirements, but do not use different UPHY settings</li> <li>Reorganized requirements into different groups &amp; added Serpentine rules</li> <li>Tightened intra-pair skew &amp; intra-pair matching between subsequent discontinuities requirements</li> <li>Section 7.3: HDMI/DP</li> </ul>  |
|                        | - Corrected swapped pin assignments for DP1_TX[3:0]+/- (Separated +/- into different rows for clarity)  Section 9.0: SDIO/SDCARD/EMMC  - Updated in Interface Mapping table to change the way SDMMC2 & SDMMC4 on-module usage is indicated  - Updated note under Connections table to match what is done on latest carrier board  Section 10.0: Audio  - Updated Interface Mapping table to Add Tegra X1 functions & changed the way the on-module I2S is described  - Corrected pin names for Reset & Interrupt in connections table   |
|                        | Section 12.1: I2C  - Corrected pin # swap (+ & -) for DPO_AUX_CH & DP1_AUX_CH in figure  Section 12.3: UART  - Corrected pin # for UART1_RX in figure  Section 12.5: Strapping Pins  - Updated figure to show all Tegra strapping pin connections & which are brought out on Jetson TX1  - Updated table to include all Tegra strapping pins  |
|                        | <ul> <li>Added notes with restrictions for using any of the Tegra strap pins that are brought out on Jetson TX1 in a design Section 13: Pads</li> <li>Added note related to possible glitches on GPIOs used as output when associated power rail enabled</li> </ul>   |



| Date      | Description  |
|-----------|--|
| MAR, 2016 | Section 3.0: Jetson TX1 Pin Descriptions   |
|           | - Added optional USB options on SATA & PEX1 pins.  |
|           | - Corrected USB controller option for USB_SS1 & changed PCIe to indicate controller lane   |
|           | Section 4.0: Power   |
|           | <ul> <li>Updated caution related to no hot-plug support to include recommended minimum time after power-off before<br/>installing/removing module</li> </ul>   |
|           | <ul> <li>Updated "Power Block Diagram" &amp; "Power &amp; Power Control" table to include CHARGER_PRSNT# which is optionally used for Auto-Power-On support.</li> </ul>                                |
|           | Section 4.1: Jetson TX1 Power & Control  |
|           | - Updated usage for POWER_BTN# & SLEEP# to remove mention of driver on carrier board   |
|           | Section 4.2: Supply Allocation  - Corrected Usage for VDD_5V0_SYS & VDD_3V3_SYS to indicate supplies for Jetson TX1, not carrier board  - Updated VDD_RTC voltage to include Var (variable)            |
|           | Section 4.4: Power Discharge   |
|           | - Moved power discharge for VDD_12V_SLP & VDD_5V0_IO_SLP from SATA section to Power Discharge figure   |
|           | Section 4.4.4: Power & Voltage Monitoring - Updated resistor values on VDD_IN & VDD_1V8 inputs to voltage monitor & added note with threshold.   |
|           | Section 4.7: Optional Auto-Power-On Support  |
|           | - Added new section describing optional circuit options for auto-power-on  |
|           | Section 6.0: USB, PCIE & SATA  |
|           | - Changed heading to PCIe  |
|           | <ul> <li>Added intro paragraph explaining what tables show</li> <li>Changed from Use Cases to Configs in mapping tables</li> </ul>   |
|           | - Removed incorrect note references in Forward Compatible table  |
|           | - Updated configurations in note 1 to match updated Config #s in table Forward Compatible table  |
|           | Section 6.3: PCIe  |
|           | - Corrected swap between lanes 2 & 3 for x4 configuration in connection table  Section 6.4: SATA   |
|           | - Removed VDD_5V0_IO_SLP & VDD_12V_SLP discharge circuitry (moved to power discharge section)  |
|           | - Removed gating used to create VDD_5V0_IO_SLP   |
|           | - Added max# through-hole vias & GND via placement requirements  |
|           | Section 9.1: SD Card   |
|           | <ul> <li>Corrected Tegra data order to match Jetson TX1 order in figure.</li> <li>Removed pull-down on SDCARD_CLK on Jetson TX1</li> </ul>   |
|           | Section 10.0: Audio  |
|           | - Added 12S3 to connection figure  |
|           | - Removed beads from clocks in figure & connection table to match Jetson TX1 design  |
|           | Section 12.4: Debug  |
|           | <ul> <li>Updated figure &amp; moved before JTAG &amp; new Debug UART sections.</li> <li>Level shifter shown on UART along with note requiring pull-ups on inputs (also in Design Checklist)</li> </ul> |
|           | - RST pin of JTAG shown driving to Jetson TX1 for system reset   |
|           | - Optional pull-ups on UART TXD/RTS lines shown for RAM Code strapping along with note   |
|           | - Added Debug UART section with connection table   |
|           | Section 12.5: Strapping  |
|           | - Added note below Strapping Breakdown table describing eMMC boot mechanism  |
|           | Section 16.0: Design Checklist - Updated Jetson TX1 Signal Terminations section  |
|           | Opulated Jetson TAI Signal Ferninations Section     Added I2C_CAM_CLK/DAT, SPI2_MOSI/MISO/CLK rows   |
|           | <ul> <li>Changed parallel termination for SPI2_CS[1:0] to external 100kohm pull-ups</li> </ul>   |
|           | o Changed value of pull-down on JTAG_GP0   |
|           | - Updated Carrier Board Signal Terminations section  o Added parallel terminations & resistor in series terminations for DP[1:0] in DP[1:0] for DP/eDP section   |
|           | Added resistor in series terminations for HDMI_HPD in DP1 for HDMI section   |
|           | - Updated Carrier Board Supplies section   |
|           | <ul> <li>Corrected enable for VDD_5V0_IO_SLP</li> <li>Corrected GPIO Expander device reference numbers</li> </ul>  |
|           | Corrected GPIO Expander used for AVDD_CAM enable.  |
|           | - Corrected ball names for RX pins in PCIe section in Unused Special Function Interface Pins table   |
|           | - Corrected pin names for SDCARD_WP, DP[1:0]_TX, GPIO4_CAM_STROBE, GPIO3_CAM1_RST#   |
|           | - Corrected 12S to include 12S3 in Audio section   |
|           | - Reworded check item in Strapping section   |
| APR, 2016 | Section 6.3: PCle  |
|           | - Updated connections figure to remove PEX2_CLKREQ#/RST#/REFCLK mention  Section 15.0: Mechanical  |
|           | Section 1910. Medianical   |



| \ <u>.</u> |   |
|------------|---|
| Date       | Description   |
|            | - Updated part numbers for 400-pin connector to be used on carrier board Section 16.0: Design Checklist   |
|            | - Updated System Control Terminations to show RESET_OUT#, not RESET_IN# with the external PU  |
|            | - Updated Carrier Board terminations DP[1:0] for eDP/DP section   |
|            | Added PU/PD on DP0_AUX_CH pins for DP  Lighted agricum register your on DP(4:01, HPD)  A second register register your on DP(4:01, HPD)  A second register register your on DP(4:01, HPD)   |
|            | <ul> <li>Updated series resistor value on DP[1:0]_HPD</li> <li>Added Carrier Board SD Card terminations section</li> </ul>  |
|            | - Updated RESET_OUT# connection in Power Control section  |
|            | - Updated Strapping section to include cautions when using pins that are Tegra X1 strapping pins  |
|            | - Added Ethernet section to Unused Special Function IF pins section   |
| MAY, 2016  | Section 2.1: Overview   |
| ,          | - Updated notes under Connector Pin Out Matrix to add category for Jetson TX1 only pins   |
|            | Note: Jetson TX1 Pin Description section moved to Appendix. Section numbering after Section 2 are affected.   |
|            | Section 3.0: Power  |
|            | - Updated SLEEP# description to indicate it is used for Volume Down on carrier board by default.  |
|            | - Updated Power Block Diagram   |
|            | <ul> <li>Changed RESET_OUT# to show it as bidirectional</li> <li>Added connection from POWER_BTN to PMIC &amp; added diode between module pin &amp; Tegra</li> </ul>                        |
|            | - Jetson TX1 Power & Power Control table  |
|            | RESET IN#: Updated description to clarify its usage   |
|            | RESET_OUT#: Updated description & Direction to clarify its usage  |
|            | POWER_BTN#: Updated to show the module pin connects to the PMIC with an internal PU to VDD_5V0_SYS  |
|            | - Added new section (Main Power Sources/Supplies)   |
|            | Miscellaneous Interface sections  |
|            | - Added test point recommendations for USB, PCIe, SATA, Ehernet, DSI, eDP/DP/HDMI, CSI, SDCARD/SDIO & SPI   |
|            | Section 5.0: USB, PCIe & SATA   |
|            | Main Lane Mapping Table: Added row for default usage on carrier board     Forward Compatible Lane Mapping Table   |
|            | Changed supported mappings due to changes in definition of next generation module.  |
|            | Replaced PCIe & USB controllers with generic versions (can be different depending on which module is used)  |
|            | <ul> <li>Changed configurations to be A/B/C/D to differ from configs for Jetson TX1</li> </ul>  |
|            | Mov ed notes to be under main mapping table & added note under Forward compatible table pointing to relevant  |
|            | notes under other table Section 5.4: Gigabit Ethernet   |
|            | - Moved section after USB/PCIe/SATA section   |
|            | Section 11.4.3: Boundary Scan Test Mode   |
|            | - Added arrow pointing away from module for RESET_IN#   |
|            | - Updated values of pull-ups on module for RESET_OUT# & RESET_IN#   |
|            | Section 15.0: Design Checklist  |
|            | - Jetson TX1 Signal Terminations (System Control): Updated POWER_BTN# to mention connection to PMIC w/internal  |
|            | PU to VDD_5V0_SYS   |
|            | - Power Control: Updated RESET_IN# to clarify usage - Power Control: Updated SLEEP# desc. to indicate it is used for Volume Down on carrier board by default.                               |
|            | Section 20: Appendix E: Jetson TX1 Pin Desc.  |
|            | - RESET OUT#: Updated description & Direction to clarify its usage  |
|            | - RESET_IN#: Updated description & Direction to clarify its usage   |
|            | - POWER_BTN#: Updated to show the module pin connects to the PMIC which has an internal PU to VDD_5V0_SYS   |
|            | - Highlighted SDIO pins in Cyan & added legend indicating this IF may not be available on future modules  |
|            | - Corrected Tegra X1 Camera MCLK[2:1], CAM1_PWDN, BUTTON_SLIDE_SW & UART3_RTS/CTS pin names   |
| JUL, 2016  | Section 2.1 (Overview)  |
|            | - Updated I2C & UART IF count   |
|            | Section 6.1: MIPI DSI - Removed non-existent LCD RST pin from Connections table.  |
|            | Section 6.2: eDP, 6.3: HDMI / DP & Chapter 20: Appendix E: Jetson TX1 Pin Desc.   |
|            | - Added Open-drain option for DPO AUX CH+/- pins in Pin Descriptions tables.  |
|            | Section 9.0 (Audio)   |
|            | - Updated Usage/Desc name to use I2S consistently & Left/Right Clock instead of Frame Select  |
|            | - Corrected I2S port# to be consistent with Jetson TX1 pin name   |
|            | Section 10.0: Wi-Fi/BT (Integrated)   |
|            | - Updated Antenna Requirements table  |
|            | Added Dipole for type     Added Book Antonno Coin & Antonno Coble loca requirements   |
|            | <ul> <li>Added Peak Antenna Gain &amp; Antenna Cable loss requiements</li> <li>Added notes with Mf gr &amp; Part #s for Antenna &amp; Cable used in Jetson TX1 Developer Kit</li> </ul>     |
|            | <ul> <li>Added notes with Mrgr &amp; Part #s for Antema &amp; Cable used in Jetson TX1 Developer Kit</li> <li>Added note referring to "Jetson TX1 OEM Wireless Compliance Guide"</li> </ul> |
|            |   |



| Date | Description  |
|------|--|
|      | Section 11.1 (I2C)  - Added DPx_AUX_CH pins to Pin Description table  - Updated descriptions for DPx_AUX_CH in On-Jetson TX1 Pull-up/voltage column in IF mapping table Section 11.3 (UART)  - Corrected several entries in Usage/Desc column & added direction for UARTO_RTS# Section 15 (Design Checklist)  - Updated Carrier Board Signal Terminations to remove location of series caps - info found in routing guidelines. Section 20 (Appendix E: Jetson TX1 Pin Descriptions)  - Updated table to match changes above to specific IF sections of Pin Description table. |

#### **Notice**

The information provided in this specification is believed to be accurate and reliable as of the date provided. However, NVIDIA Corporation ("NVIDIA") does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This publication supersedes and replaces all other specifications for the product that may have been previously supplied.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and other chan ges to this specification, at any time and/or to discontinue any product or service without notice. Customer should obtain the latest relevant specification be fore placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgment, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer. NVIDIA hereby expressly objects to applying any customer general terms and conditions with regard to the purchase of the NVIDIA product referenced in this specification.

NVIDIA products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in per sonal injury, death or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on these specifications will be suitable for any specified use without further testing or modification. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is cust omer's sole responsibility to ensure the product is suitable and fit for the application planned by customer and to do the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this specification. NVIDIA does not accept any liability related to any default, damage, costs or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this specification, or (ii) customer product designs. No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this specification. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. Reproduction of information in this specification is permissible only if reproduction is approved by NVIDIA in writing, is reproduced without alteration, and is accompanied by all associated conditions, limitations, and notices. ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANT ABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the NVIDIA terms and conditions

#### VESA DisplayPort

of sale for the product.

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Association in the United States and other countries.

#### HDM

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

### Trademarks

NVIDIA, the NVIDIA logo, Tegra and Jetson are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

© 2014, 2015, 2016, 2017 NVIDIA Corporation. All rights reserved.

