Supertex inc.

Low Threshold



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	V _{GS(th)}	Order Number / Package		
BV _{DGS}	(max)	(min)	(max)	TO-92	SOW-20*	
20V	0.75Ω	4.0A	1.6V	_	_	
40V	0.75Ω	4.0A	1.6V	TN0604N3	_	
40V	1.0Ω	4.0A	1.6V	_	TN0604WG	

^{*} Same as SO-20 with 300 mil wide body.

Features

□ Low threshold — 1.6	V max.
-----------------------	--------

- ☐ High input impedance
- ☐ Low input capacitance 140pF typical
- ☐ Fast switching speeds
- Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

Lo	oaic level	interfaces -	 ideal for 	TTL and	CMOS
----	------------	--------------	-------------------------------	---------	------

- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drives
- Analog switches
- ☐ General purpose line drivers
- □ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} *	I _{DRM}
TO-92	1.0A	4.6A	1W	125	170	1.0A	4.6A
SOW-20	Refer to Arrays & Special Functions Section.						


^{*} I_D (continuous) is limited by max rated T_i.


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions		
BV _{DSS}	Drain-to-Source		TN0604	40			V	$V_{GS} = 0V, I_D = 2.0 \text{mA}$	
	Breakdown Voltage		TN0602	20				I GS 01, ID 2101111	
$V_{GS(th)}$	Gate Threshold Voltage			0.6		1.6	V	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with T	emperature			-3.8	-4.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = 2.5 \text{mA}$	
I _{GSS}	Gate Body Leakage					100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drai	n Current				10	μΑ	$V_{GS} = 0V$, $V_{DS} = Max$ Rating	
						1.0	mA	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current			1.5	2.1		Α -	V _{GS} = 5V, V _{DS} = 20V	
				4.0	7.0			$V_{GS} = 10V, V_{DS} = 20V$	
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance	TO-92/SOV	V-20		1.0	1.6	Ω	$V_{GS} = 5V, I_D = 0.75A$	
	ON Glate Nesistance	TO-92			0.6	0.75	Ω	V _{GS} = 10V, I _D = 1.5A	
		SOW - 20				1.0		V _{GS} = 10 V, 1 _D = 1.07V	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with	Change in R _{DS(ON)} with Temperature			0.5	0.75	%/°C	V _{GS} = 10V, I _D = 1.5A	
G _{FS}	Forward Transconductance		0.5	0.8		Ω	V _{DS} = 20V, I _D = 1.5A		
C _{ISS}	Input Capacitance			140	190	pF	$V_{GS} = 0V$, $V_{DS} = 20V$ f = 1 MHz		
C _{OSS}	Common Source Output Capacitance				75				110
C _{RSS}	Reverse Transfer Capacitance			25	50				
t _{d(ON)}	Turn-ON Delay Time				10	ns	$V_{DD} = 20V$ $I_{D} = 0.5A$ $R_{GEN} = 25\Omega$		
t _r	Rise Time							6.0	
t _{d(OFF)}	Turn-OFF Delay Time							25	
t _f	Fall Time					20			
V _{SD}	Diode Forward Voltage Drop				1.2	1.8	V	V _{GS} = 0V, I _{SD} = 1.5A	
t _{rr}	Reverse Recovery Time				300		ns	V _{GS} = 0V, I _{SD} = 1A	


Notes:


- 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2: All A.C. parameters sample tested.








Typical Performance Curves














Typical Performance Curves

