


O Processador (CPU)

Implementação *Single-Cycle*

Construção da Unidade de Controle

António de Brito Ferrari
ferrari@ua.pt

Definição da Unidade de Controle



ABF AC1-Single Cycle_Control

2

Fases da conceção de um processador

1. Analisar o instruction set => datapath requirements
 - O significado de cada instrução é dado pelas *transferências entre registos*
 - datapath tem de incluir hardware para os registos do ISA
 - datapath tem de suportar as transferências entre registos
2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio
3. Construir o datapath de modo a satisfazer as especificações
- 4. Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre registos**
5. Realizar a lógica de controlo

ABF AC1-Single Cycle_Control


3

4. Identificar os sinais de controlo que acionam as transferências entre registos

ABF AC1-Single Cycle_Control

4


Datapath: RTL -> Control



ABF AC1-Single Cycle_Control

5

RTL: a instrução **Add**




- **addrd, rs, rt**
 - **mem[PC]** Fetch da instrução da memória
 - **R[rd] <- R[rs] + R[rt]** Operação especificada
 - **PC <- PC + 4** Calcular o endereço da instrução seguinte

ABF AC1-Single Cycle_Control

6

Instruction Fetch Unit no início de Add


- Fetch da instrução da Instruction Memory:
Instruction <- mem[PC]



Significado dos Sinais de Control

Rs, Rt, Rd e Immed16 ligados diretamente ao datapath

nPC_sel: 0 => PC <- PC + 4; 1 => PC <- PC + 4 + SignExt(Imm16)



Significado dos Sinais de Control (2)

ExtOp: "zero", "sign"

ALUSrc: 0 => regB; 1 => immed


ALUctr: "add", "sub", "or"


MemWr: write memory


MemtoReg: 1 => Mem


RegDst: 0 => "rt"; 1 => "rd"

RegWr: write dest register














Sinais de Control

Inst	Register Transfer
ADD	$R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"$
SUB	$R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"$
ORI	$R[rt] \leftarrow R[rs] + zero_ext(Imm16);$ $PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"$
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$ $PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"$
STORE	$MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];$ $PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"$
BEQ	$if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16) 00 else PC \leftarrow PC + 4$ $nPC_sel = EQUAL, ALUctr = "sub"$

ABF AC1-Single Cycle_Control

22

5. Realização da lógica de controlo

ABF AC1-Single Cycle_Control

23

Fases da conceção de um processador

1. Analisar o instruction set => datapath requirements
 - O significado de cada instrução é dado pelas *transferências entre registos*
 - datapath tem de incluir hardware para os registos do ISA
 - datapath tem de suportar as transferências entre registos
2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio
3. Construir o datapath de modo a satisfazer as especificações
4. Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre registos
5. Realizar a lógica de controlo

ABF AC1-Single Cycle_Control

24

Lógica para cada sinal de control (1/2)

- $nPC_sel \leq$ if (OP == BEQ) then EQUAL else 0
- $ALUsrc \leq$ if (OP == "000000" **OR** OP == "000100") then "regB" else "immed"
- $ALUctr \leq$ if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"
- ExtOp \leq _____
- MemWr \leq _____
- MemtoReg \leq _____
- RegWr: \leq _____
- RegDst: \leq _____

ABF AC1-Single Cycle_Control

25


Lógica para cada sinal de control (2/2)

- $nPC_sel \leq$ if (OP == BEQ) then EQUAL else 0
- $ALUsrc \leq$ if (OP == "000000") then "regB" else "immed"
- $ALUctr \leq$ if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"
- ExtOp \leq if (OP == ORi) then "zero" else "sign"
- MemWr \leq (OP == Store)
- MemtoReg \leq (OP == Load)
- RegWr: \leq if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst: \leq if ((OP == Load) || (OP == ORi)) then 0 else 1

ABF AC1-Single Cycle_Control

26

Uma visão da Implementação




- Logical vs. Physical Structure

ABF AC1-Single Cycle_Control

27

Sumário dos Sinais de Control

func	10 0000	10 0010	Don't Care				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<3:0>	Add	Subtract	Or	Add	Add	Subtract	xxx




ABF AC1-Single Cycle_Control

28

O Conceito de Descodificação Local

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



ABF AC1-Single Cycle_Control

29

Codificação de ALUop




- ALUop têm de ter 3 bits para representar:
 - (1) "R-type" instructions
 - "I-type" instructions que requerem que a ALU execute:
 - (2) Or, (3) Add, e (4) Subtract

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

ABF AC1-Single Cycle_Control

30

A Decodificação de “funcnt”



ALUctr Truth Table

ALUop (Symbolic)	R-type	ori	lw	sw	beq	funcnt<3:0>	Instruction Op.
10 0000	“R-type”	Or	Add	Add	Subtract	0000	add
10 0010						0010	subtract
10 0100						0100	and
10 0101						0101	or
10 1010						1010	set-on-less-than

ALUop	func	ALU Operation	ALUctr
bit<2> bit<1> bit<0>	bit<3> bit<2> bit<1> bit<0>		bit<2> bit<1> bit<0>
0 0 0	x x x x	Add	0 1 0
0 x 1	x x x x	Subtract	1 1 0
0 1 x	x x x x	Or	0 0 1
1 x x	0 0 0 0	Add	0 1 0
1 x x	0 0 1 0	Subtract	1 1 0
1 x x	0 1 0 0	And	0 0 0
1 x x	0 1 0 1	Or	0 0 1
1 x x	1 0 1 0	Set on <	1 1 1

ABF AC1-Single Cycle_Control 32

Equação Lógica de ALUctr<2>

ALUop	func	ALUctr<2>
bit<2> bit<1> bit<0>	bit<3> bit<2> bit<1> bit<0>	
0 x 1	x x x x	1
1 x x	0 1 0 0	1
1 x x	1 0 1 0	1

func<3> don't care

$$\text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

Equação Lógica de ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

- $ALUctr<1> = !ALUop<2> \& !ALUop<0> +$
 $ALUop<2> \& !func<2> \& !func<0>$

ABF AC1-Single Cycle_Control

34

Equação Lógica de ALUctr<0>


ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\begin{aligned}
 ALUctr<0> = & !ALUop<2> \& ALUop<1> \\
 & + ALUop<2> \& !func<3> \& !func<2> \& !func<0> \\
 & + ALUop<2> \& func<3> \& !func<2> \& func<1> \\
 & \& !func<0>
 \end{aligned}$$

ABF AC1-Single Cycle_Control

35

ALU Control Block



$$\begin{aligned}
 ALUctr<2> = & !ALUop<2> \& ALUop<0> + \\
 & ALUop<2> \& !func<2> \& func<1> \& !func<0> \\
 ALUctr<1> = & !ALUop<2> \& !ALUop<0> + \\
 & ALUop<2> \& !func<2> \& !func<0> \\
 ALUctr<0> = & !ALUop<2> \& ALUop<0> + \\
 & ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0> \\
 & + ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>
 \end{aligned}$$

ABF AC1-Single Cycle_Control


36

Lógica para os sinais de control

$nPC_sel \leq \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
 $ALUSrc \leq \text{if } (OP == \text{"Rtype"} \text{ OR } OP == \text{"BEQ"}) \text{ then "regB"}$
 $\quad \text{else "immed"}$
 $ALUctr \leq \text{if } (OP == \text{"Rtype"}) \text{ then } func$
 $\quad \text{elseif } (OP == ORI) \text{ then "OR"}$
 $\quad \text{elseif } (OP == BEQ) \text{ then "sub"}$
 $\quad \text{else "add"}$
 $ExtOp \leq \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
 $MemWr \leq (OP == Store)$
 $MemtoReg \leq (OP == Load)$
 $RegWr \leq \text{if } ((OP == Store) \mid \mid (OP == BEQ)) \text{ then } 0 \text{ else } 1$
 $RegDst \leq \text{if } ((OP == Load) \mid \mid (OP == ORI)) \text{ then } 0 \text{ else } 1$

37

"Tabela de Verdade" para Main Control



op	00 0000	00 1101	0 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

ABF AC1-Single Cycle_Control

38


"Tabela de Verdade" para RegWrite

op	00 0000	00 1101	0 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

$RegWrite = R\text{-type} + ori + lw$


$= !op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0> \text{ (R-type)}$
 $+ !op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0> \text{ (ori)}$


$+ op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0> \text{ (lw)}$




ABF AC1-Single Cycle_Control

39







Desvantagens de Single Cycle CPU

- Long cycle time – suficientemente longo para a execução de **load**:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time para load muito mais longo do que o necessário para todas as outras instruções

ABF AC1-Single Cycle_Control

43

Sumário (1/2)

- 5 etapas no desenho de um processador
 1. Analisar o instruction set => requisitos do datapath
 2. Selecionar os componentes do datapath e definir o clock a usar (single phase, negative edge-triggered)
 3. Montar o datapath satisfazendo os requisitos
 4. Analisar a implementação de cada instrução para determinar o conjunto dos pontos de controle que afetam as transferências entre registros.
 5. Realizar a lógica de controle

ABF AC1-Single Cycle_Control

44

Sumário (2/2)

- MIPS facilita o desenho do processador
 - Instruções de comprimento fixo (32 bits)
 - Registos indicados sempre nas mesmas posições na instrução
 - Immediates sempre com o mesmo tamanho e localização
 - Operações sempre sobre registos e/ou immediates
- Single cycle datapath => CPI=1

Cycle Time **longo**

ABF AC1-Single Cycle_Control

45

Desenhar um processador mais rápido:
MULTI-CYCLE CPU

ABF AC1-Single Cycle_Control

46
