
O Processador (CPU) Implementação *Single-Cycle* Construção da Unidade de Controle

António de Brito Ferrari ferrari@ua.pt

Definição da Unidade de Controle



ABF AC1-Single Cycle Control

Fases da conceção de um processador


- 1. Analisar o instruction set => datapath requirements
 - O significado de cada instrução é dado pelas transferências entre registos
 - datapath tem de incluir hardware para os registos do ISA
- datapath tem de suportar as transferências entre registos
- 2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio
- Construir o datapath de modo a satisfazer as especificações
- Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre registos
- 5. Realizar a lógica de controlo

ABF AC1-Single Cycle_Contro

,

4. Identificar os sinais de controlo que acionam as transferências entre registos


ABF ACI-Single Cycle_Control 4




RTL: a instrução Add 31 26 21 16 11 6 0 30 1 rs | rt | rd | shamt | funct | 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits • addrd, rs, rt - mem[PC] Fetch da instrução da memória - R[rd] <- R[rs] + R[rt] Operação especificada - PC <- PC + 4 Calcular o endereço da instrução seguinte

Instruction Fetch Unit no início de Add

• Fetch da instrução da Instruction Memory: Instruction <- mem[PC]





Significado dos Sinais de Control




Significado dos Sinais de Control (2)


ExtOp: "zero", "sign" ° MemtoReg: 1 => Mem ALUsrc: **0** => regB; **1** => immed ALUctr: "add", "sub", "or" ° RegDst: 0 => "rt"; 1 => "rd"








Instruction Fetch Unit no fim de Add PC <- PC + 4 # Igual para todas as instruções exceto Branch e Jump Inst Memory Instruction<31:0> ABF ACI Single Cycle, Control 11

























Sinais de Control Register Transfer $R[rd] \leftarrow R[rs] + R[rt];$ ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4" SUB $R[rd] \leftarrow R[rs] - R[rt];$ PC <- PC + 4 ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4" ORi $R[rt] \leftarrow R[rs] + zero_ext(Imm16);$ PC <- PC + 4 ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4" ALUsrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4" $\label{eq:store_store} \mathsf{STORE} \quad \mathsf{MEM[\,R[rs] + sign_ext(Imm16)]} \mathrel{<\!\!\!-} \mathsf{R[rs]}; \qquad \mathsf{PC} \mathrel{<\!\!\!\!-} \mathsf{PC} + 4$ ALUsrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4" if (R[rs] == R[rt]) then PC <– PC + sign_ext(lmm16)] | | 00 else PC <– PC + 4 nPC_sel = EQUAL, ALUCTr = "sub" ABF ACI-Single Cycle_Control 5. Realização da lógica de controlo Fases da conceção de um processador 1. Analisar o instruction set => datapath requirements O significado de cada instrução é dado pelas transferências entre registos - datapath tem de incluir hardware para os registos do ISA - datapath tem de suportar as transferências entre registos 2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio 3. Construir o datapath de modo a satisfazer as especificações 4. Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre 5. Realizar a lógica de controlo

Lógica para cada sinal de control (1/2) • nPC_sel <= if (OP == BEQ) then EQUAL else 0 • ALUSTC <= if (OP == "000000" **OR** OP == "000100") then "regB" else "immed" • ALUCTC <= if (OP == "000000") then funct elseif (OP == ORi) then "OR" elseif (OP == BEQ) then "sub" else "add" • ExtOp <= _________ • MemWr <= ________

Lógica para cada sinal de control (2/2)

• nPC_sel <= if (OP == BEQ) then EQUAL else 0

• ALUsrc <= if (OP == "000000") then "regB" else "immed"

 ALUctr <= if (OP == "000000") then funct elseif (OP == ORi) then "OR" elseif (OP == BEQ) then "sub" else "add"

• ExtOp <= if (OP == ORi) then "zero" else "sign"

• MemWr <= (OP == Store)

RegWr: <=__RegDst: <=__

MemtoReg <= (OP == Load)

• RegWr: <= if ((OP == Store) || (OP == BEQ)) then **0** else **1**

• RegDst: <= if ((OP == Load) || (OP == ORi)) then **0** else **1**


AC1-Single Cycle_Control

Uma visão da Implementação Control Instruction Memory Rd Rs 32 32-bit Registers B 32 32

Sumário dos Sinais de Control func 10 0000 10 0010 Don't Care ori lw sw beq jump 0 0 x x x add sub RegDst 1 ALUSro 0 0 RegWrite 1 1 0 0 0 MemWrite nPCsel 0 0 0 0 0 0 0 Jump 0 ExtOp x x 0 ALUctr<3:0> Add Subtract Or I-type op rs rt immediate ori, lw, sw, beq J-type op target address ABF ACL-Single Cycle_Control jump

RegDst	R-type		10 0011	10 1011	00 0100	00 0010	
_	I type	ori	lw	SW	beq	jump	
	1	0	0	х	х	х	
ALUSrc	0	1	1	1	0	х	
MemtoReg	0	0	1	х	х	х	
RegWrite	1	1	1	0	0	0	
MemWrite	0	0	0	1	0	0	
Branch	0	0	0	0	1	0	
Jump	0	0	0	0	0	1	
ExtOp	x	0	1	1	х	х	
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtrac	xxx	
Op / Main 6 ALU ALUctr / Control ALU (Local)							

Codificação de ALUop Main ALUOD Control O Con



ALU	р	R-type	ori	lw	SW	be	eq / 00	10	subtra	ct
(Symbo	olic)	"R-type"	Or	Add	Ad	d Subt	ract / 01	.00	and	
ALUop<	2:0>	/100	0 10	0 00	عو لِ	0 0	01 / 01	.01	or	
	,	/	/				/10	10	set-on-	less-tha
	ALUO	p bit<0>	hit<3>	fun		hit<0>	ALU Operation	hite	ALUctr 2> bit<1>	
0	0	0	X	X	X	X	Add	0	1	0
0 /	х	1	х	х	х	_ x /	Subtract	1	1	0
0/	1	х	х	х	х	x /	Or	0	0	1
1	х	x	0	0	0	0,	Add	0	1	0
1	х	х	0	0	1	0	Subtract	1	1	0
1	х	х	0	1	0	0	And	0	0	0
1	х	х	0	1	0	1	Or	0	0	11
1	х	х	1	0	1	0	Set on <	1	1	1

Equação Lógica de ALUctr<2>

	ALUop			fı			
bit<2>	bit<1>	bit<0>	bit<	3> bit<2	> bit<1	> bit<0>	ALUctr<2>
0	х	1	х	х	х	х	1
1	x	x	6	0	1	0	1
1	х	х	1	0	1	0	1
func<3> don't care							'e

ALUctr<2> = !ALUop<2> & ALUop<0> +

ALUop<2> & !func<2> & func<1> & !func<0>

Single Cycle_Control

Equação Lógica de ALUctr<1>

	ALUop		func				
bit<2>	bit<1>	bit<0>	bit<	3> bit<2>	bit<1	> bit<0>	ALUctr<1>
0	0	(0)	х	х	х	х	1
0	х	(1)	х	х	х	х	1
1	х	×	6	\ 0	(0)	0	1
1	х	х	0	0	1	0	1
1	¥	¥	\ 1	/ n	1/	0	1

• ALUctr<1> = !ALUop<2> & !ALUop<0> + ALUop<2> & !func<2> & !func<0>

ABF AC1-Single Cycle Contro

34

Equação Lógica de ALUctr<0>

	ALUop			func				
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<0>	
0	1	x	х	х	х	х	1	
1	х	х	0	1	0	1	1	
1	~		1	Λ	1	Λ	1	

ALUctr<0> = !ALUop<2> & ALUop<1>

- + ALUop<2> & !func<3> & !func<2> & !func<0>
- + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

ABF AC1-Single Cycle_Control

35

ALU Control Block



ALUctr<2> = !ALUop<2> & ALUop<0> +

ALUop<2> & !func<2> & func<1> & !func<0>

ALUctr<1> = !ALUop<2> & !ALUop<0> +

ALUop<2> & !func<2> & !func<0>

ALUctr<0> = !ALUop<2> & ALUop<0> +

ALUop<2> & !func<3> & func<2> & !func<1> & func<0>

+ ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

ABF AC1-Single Cycle_Control

26

Lógica para os sinais de control

nPC_sel <= if (OP == BEQ) then EQUAL else 0

ALUsrc <= if (OP == "Rtype" OR OP == "BEQ") then "regB" else "immed"

ALUctr <= if (OP == "Rtype") then funct

elseif (OP == ORi) then "OR"

elseif (OP == BEQ) then "sub"

else "add"

ExtOp <= if (OP == ORi) then "zero" else "sign"

MemWr <= (OP == Store)

MemtoReg <= (OP == Load)

RegWr <= if ((OP == Store)||(OP == BEQ)) then 0 else 1

RegDst <= if ((OP == Load)||-|(OP == ORi)) then 0 else 1 37

"Tabela de Verdade" para Main Control

op / Main Control	ALUSrc : ALUop /	func/ 6	ALU Control (Local)	ALUctr/ 3
-------------------	------------------------	------------	---------------------------	--------------

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	х	х	х
ALUSrc	0	1	1	1	0	х
MemtoReg	0	0	1	х	х	х
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	х	х
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtrac	xxx
ALUop <2>	1	0	0	0	0	х
ALUop <1>	0	1	0	0	0	х
ALUop <0>	0	0	0	0	1	х
	ABF AC1-	Single Cycle_	Control			


"Tabela de Verdade" para RegWrite


ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
					-	_


RegWrite = R-type + ori + lw


= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type) + !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)

+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)









Desvantagens	de	Single	Cycl	e CPL
--------------	----	--------	------	-------

 Long cycle time – suficientemente longo para a execução de *load*:

PC's Clock -to-Q +

Instruction Memory Access Time +

Register File Access Time +

ALU Delay (address calculation) +

Data Memory Access Time +

Register File Setup Time +

Clock Skew

 Cycle time para load muito mais longo do que o necessário para todas as outras instruções

ABF AC1-Single Cycle Control

47

Sumário (1/2)

- 5 etapas no desenho de um processador
 - 1. Analisar o instruction set => requesitos do datapath
 - 2. Selecionar os componentes do datapath e definir o clock a usar (single phase, negative edge-triggered)
 - 3. Montar o datapath satisfazendo os requesitos
 - Analisar a implementação de cada instrução para determinar o conjunto dos pontos de controle que afetam as transferências entre registos.
 - 5. Realizar a lógica de controle

ABF AC1-Single Cycle_Control

44

Sumário (2/2)

- · MIPS facilita o desenho do processador
 - Instruções de comprimento fixo (32 bits)
 - Registos indicados sempre nas mesmas posições na instrução
 - Immediates sempre com o mesmo tamanho e localização
 - Operações sempre sobre registos e/ou immediates
- Single cycle datapath => CPI=1

Cycle Time longo

ARE ACT Single Curls Control

4E

-		
-		

Desenhar um processador mais rápido: MULTI-CYCLE CPU	