


O Processador (CPU)

Implementação *Single-Cycle*

Construção da Unidade de Controle

António de Brito Ferrari
ferrari@ua.pt

Definição da Unidade de Controle



Fases da concepção de um processador

1. Analisar o instruction set => datapath requirements
 - O significado de cada instrução é dado pelas *transferências entre registos*
 - datapath tem de incluir hardware para os registos do ISA
 - datapath tem de suportar as transferências entre registos
2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio
3. Construir o datapath de modo a satisfazer as especificações
- 4. Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre registos**
5. Realizar a lógica de controlo

ABF AC1-Single Cycle_Control


3

4. Identificar os sinais de controlo que acionam as transferências entre registos

ABF AC1-Single Cycle_Control

4


Datapath: RTL -> Control



ABF AC1-Single Cycle_Control

5

RTL: a instrução **Add**



- **add rd, rs, rt**
 - mem[PC] Fetch da instrução da memória
 - $R[rd] \leftarrow R[rs] + R[rt]$ Operação especificada
 - $PC \leftarrow PC + 4$ Calcular o endereço da instrução seguinte


ABF AC1-Single Cycle_Control

6

Significado dos Sinais de Control

Rs, Rt, Rd e Imed16 ligados diretamente ao datapath

nPC_sel: **0** => $PC \leftarrow PC + 4$; **1** => $PC \leftarrow PC + 4 + \text{SignExt}(\text{Im16})$



7

Significado dos Sinais de Control (2)

ExtOp: “zero”, “sign”

ALUsrc: **0** => regB; **1** => immed


ALUctr: “add”, “sub”, “or”

◦ **MemWr**: write memory

◦ **MemtoReg**: **1** => Mem

◦ **RegDst**: **0** => “rt”; **1** => “rd”


◦ **RegWr**: write dest register



8

O Datapath durante *Add*


- $R[rd] \leftarrow R[rs] + R[rt]$



9


Instruction Fetch Unit durante *Add*

$PC \leftarrow PC + 4$ - igual para todas as instruções exceto Branch e Jump




10

O Datapath durante *Or Immediate*



11


O Datapath durante *Load*



12

O Datapath durante *Store*


$$\text{Data Memory } \{R[\text{rs}] + \text{SignExt}[\text{imm16}]\} \leftarrow R[\text{rt}]$$



13


O Datapath durante *Branch*

$$\text{if } (R[\text{rs}] - R[\text{rt}] == 0) \text{ Zero} = 1; \text{ else Zero} = 0$$




14

Instr. Fetch Unit no fim de Branch



if (Zero == 1) $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$
 else $PC = PC + 4$



ABF AC1-Single Cycle_Control

15

Sinais de Controle

inst Register Transfer

ADD $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$

$ALUsrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$

SUB $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$

$ALUsrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$

ORi $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$ $PC \leftarrow PC + 4$

$ALUsrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$

LOAD $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$ $PC \leftarrow PC + 4$

$ALUsrc = \text{Im}, \text{Extop} = \text{"Sig"}, ALUctr = \text{"add"}, \text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$

STORE $\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$ $PC \leftarrow PC + 4$

$ALUsrc = \text{Im}, \text{Extop} = \text{"Sig"}, ALUctr = \text{"add"}, \text{MemWr}, nPC_sel = \text{"+4"}$

BEQ if ($R[rs] == R[rt]$) $PC \leftarrow PC + 4 + (\text{sign_ext}(\text{Imm16})) \mid \mid 00$) else $PC \leftarrow PC + 4$

$nPC_sel = \text{Zero}, ALUctr = \text{"sub"}$

ABF AC1-Single Cycle_Control

16

5. Realização da lógica de controlo

ABF AC1-Single Cycle_Control

17

Fases da conceção de um processador

1. Analisar o instruction set => datapath requirements
 - O significado de cada instrução é dado pelas *transferências entre registos*
 - datapath tem de incluir hardware para os registos do ISA
 - datapath tem de suportar as transferências entre registos
2. Selecionar os componentes para o datapath e definir a metodologia para os impulsos de relógio
3. Construir o datapath de modo a satisfazer as especificações
4. Analisar a implementação de cada instrução para identificar os sinais de controlo que acionam as transferências entre registos
- 5. Realizar a lógica de controlo**

ABF AC1-Single Cycle_Control

18


Lógica para cada sinal de control (2/2)

- $nPC_sel \leq \text{if } (OP == BEQ) \text{ Zero else } 0$
- $ALUsrc \leq \text{if } ((OP == "000000") \parallel (OP == BEQ)) \text{ "regB" else "immed"}$
- $ALUctr \leq \text{if } (OP == "000000") \text{ funct else if } (OP == ORi) \text{ "OR" else if } (OP == BEQ) \text{ "sub" else "add"}$
- $ExtOp \leq \text{if } (OP == ORi) \text{ "zero" else "sign"}$
- $MemWr \leq (OP == Store)$
- $MemtoReg \leq (OP == Load)$
- $RegWr: \leq \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ 0 else 1}$
- $RegDst: \leq \text{if } ((OP == Load) \parallel (OP == ORi)) \text{ 0 else 1}$

ABF AC1-Single Cycle_Control

19

Uma visão da Implementação




ABF AC1-Single Cycle_Control

20

Sumário dos Sinais de Control

func	10 0000	10 0010	Don't Care				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<3:0>	Add	Subtract	Or	Add	Add	Subtract	xxx




ABF AC1-Single Cycle_Control

21

O Conceito de Descodificação Local


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



ABF AC1-Single Cycle_Control

22

Codificação de ALUop



- ALUop têm de ter 3 bits para representar:
 - (1) “R-type” instructions
 - “I-type” instructions que requerem que a ALU execute:
 - (2) Or, (3) Add, e (4) Subtract

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

ABF AC1-Single Cycle_Control

23

ALU


Definição da Operação a Executar

ALUctr	Function
000	AND
001	OR
010	ADD
110	SUB
111	Set on Less Than


ABF AC1-Single Cycle_Control

24


A Descodificação de “funcnt”



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



funcnt<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
010	Add
110	Subtract
000	And
001	Or
111	Set-on-less-than

ABF AC1-Single Cycle_Control

25

ALUctr Truth Table

ALUop (Symbolic)	R-type	ori	lw	sw	beq
	“R-type”	Or	Add	Add	Subtract
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

funcnt<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop bit<2> bit<1> bit<0>	func bit<3> bit<2> bit<1> bit<0>	ALU Operation	ALUctr bit<2> bit<1> bit<0>
0 0 0	x x x x	Add	0 1 0
0 x 1	x x x x	Subtract	1 1 0
0 1 x	x x x x	Or	0 0 1
1 x x	0 0 0 0	Add	0 1 0
1 x x	0 0 1 0	Subtract	1 1 0
1 x x	0 1 0 0	And	0 0 0
1 x x	0 1 0 1	Or	0 0 1
1 x x	1 0 1 0	Set on <	1 1 1

ABF AC1-Single Cycle_Control

26

Tabela de verdade da unidade de controlo local da ALU

ALUop			func				ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	0	1	0
0	x	1	x	x	x	x	1	1	0
0	1	x	x	x	x	x	0	0	1
1	x	x	0	0	0	0	0	1	0
1	x	x	0	0	1	0	1	1	0
1	x	x	0	1	0	0	0	0	0
1	x	x	0	1	0	1	0	0	1
1	x	x	1	0	1	0	1	1	1

ABF AC1-Single Cycle_Control

27

ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	bit<2>
0	0	0	x	x	x	x	0
0	x	1	x	x	x	x	1
0	1	x	x	x	x	x	0
1	x	x	0	0	0	0	0
1	x	x	0	0	1	0	1
1	x	x	0	1	0	0	0
1	x	x	0	1	0	1	0
1	x	x	1	0	1	0	1

$$\text{ALUctr<2>} = \neg \text{ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{func<1>}$$

ABF AC1-Single Cycle_Control

28

ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	bit<1>
0	0	0	x	x	x	x	1
0	0	1	x	x	x	x	1
0	1	x	x	x	x	x	0
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	0	1	0	0	0
1	x	x	0	1	0	1	0
1	x	x	1	0	1	0	1

$$\text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

ABF AC1-Single Cycle_Control

29

ALUctr<0>


ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	bit<0>
0	0	0	x	x	x	x	0
0	0	1	x	x	x	x	0
0	1	x	x	x	x	x	1
1	x	x	0	0	0	0	0
1	x	x	0	0	1	0	0
1	x	x	0	1	0	0	0
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<1>} + \text{ALUop<2>} \& \text{func<3>} \\ + \text{ALUop<2>} \& \text{func<2>} \& \text{func<0>}$$

ABF AC1-Single Cycle_Control

30

ALU Control Block



$$\begin{aligned} \text{ALUctr}<2> &= \neg \text{ALUOp}<2> \& \text{ALUOp}<0> + \\ &\quad \text{ALUOp}<2> \& \text{func}<1> \\ \text{ALUctr}<1> &= \neg \text{ALUOp}<2> \& \neg \text{ALUOp}<0> + \\ &\quad \text{ALUOp}<2> \& \neg \text{func}<2> \& \neg \text{func}<0> \\ \text{ALUctr}<0> &= \neg \text{ALUOp}<2> \& \text{ALUOp}<1> + \\ &\quad \text{ALUOp}<2> \& \text{func}<2> \& \text{func}<0> + \\ &\quad \text{ALUOp}<2> \& \text{func}<3> \end{aligned}$$

ABF AC1-Single Cycle_Control

31

Lógica para os sinais de control


```

nPC_sel <= if (OP == BEQ) Zero else 0
ALUsrc <= if (OP == "Rtype" OR OP == "BEQ") "regB"
           else "immed"
ALUctr <= if (OP == "Rtype") funct
           else if (OP == ORi) "OR"
           else if (OP == BEQ) "sub"
           else "add"
ExtOp <= if (OP == ORi) "zero" else "sign"
MemWr <= (OP == Store)
MemtoReg <= (OP == Load)
RegWr <= if ((OP == Store) || (OP == BEQ)) 0 else 1
RegDst <= if ((OP == Load) || (OP == ORi)) 0 else 1
  
```

ABF AC1-Single Cycle_Control

32

“Tabela de Verdade” para Main Control



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

ABF AC1-Single Cycle_Control

33

“Tabela de Verdade” para RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

RegWrite = R-type + ori + lw

= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)

+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)


+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




ABF AC1-Single Cycle_Control

34

Implementação PLA de Main Control




CPU single-cycle




Critical Path

- Register file e memória:
 - CLK input é um fator SÓ durante Memory/Register Write
 - Durante Read, a memória comporta-se como lógica combinatória:
 - Address valid => Output valid after “access time.”



Worst Case Timing (Load)



Sumário (1/2)

- **5 etapas no desenho de um processador**
 1. Analisar o instruction set => requisitos do datapath
 2. Selecionar os componentes do datapath e definir o clock a usar (single phase, negative edge-triggered)
 3. Montar o datapath satisfazendo os requisitos
 4. Analisar a implementação de cada instrução para determinar o conjunto dos pontos de controle que afetam as transferências entre registos.
 5. Realizar a lógica de controle

ABF AC1-Single Cycle_Control

39

Sumário (2/2)

- **MIPS facilita o desenho do processador**
 - Instruções de comprimento fixo (32 bits)
 - Registos indicados sempre nas mesmas posições na instrução
 - Immediatos sempre com o mesmo tamanho e localização
 - Operações sempre sobre registos e/ou immediatos
- **Single cycle datapath => CPI=1**

Cycle Time longo

ABF AC1-Single Cycle_Control

40

Single Cycle CPU

- Long cycle time (baixa frequência de relógio)– suficientemente longo para a execução de *load*
- Alternativa: desenhar um processador em que cada instrução é executada em mais do que um ciclo de relógio -> instruções mais longas consomem mais ciclos:

Multi-Cycle CPU