# Current-mode Winner-take-all circuits Neuromorphic Engineering I

Giacomo Indiveri

Institute of Neuroinformatics
University of Zurich and ETH Zurich

Zurich, October 28, 2020

G.I. (INI) Current-mode WTA HS 2017-2018 1/28

#### Outline

- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

uzh | eth | zürich

#### Current-mode circuits

# Historically, analog design has been viewed as a voltage dominated form of signal processing.

With the advent of (Bi)CMOS technology, shrinking feature size, and reduction of supply voltage a new class of circuits has been developed: current-mode circuits, in which input, output signals, and state variables are represented by currents.

Examples of classical current-mode circuits include:

- translinear circuits
- current conveyors
- dynamic current mirrors
- switched current integrators
- current-feedback amplifiers



## Current-mode circuits

Historically, analog design has been viewed as a voltage dominated form of signal processing. With the advent of (Bi)CMOS technology, shrinking feature size, and reduction of supply voltage a new class of circuits has been developed: current-mode circuits, in which input, output signals, and state variables are represented by currents.

Examples of classical current-mode circuits include:

- translinear circuits
- current conveyors
- dynamic current mirrors
- switched current integrators
- current-feedback amplifiers



G.I. (INI) Current-mode WTA HS 2017-2018 3/28

## Current-mode circuits

Historically, analog design has been viewed as a voltage dominated form of signal processing. With the advent of (Bi)CMOS technology, shrinking feature size, and reduction of supply voltage a new class of circuits has been developed: current-mode circuits, in which input, output signals, and state variables are represented by currents.

Examples of classical current-mode circuits include:

- translinear circuits
- current conveyors
- dynamic current mirrors
- switched current integrators
- current-feedback amplifiers



G.I. (INI) Current-mode WTA HS 2017-2018 3/28

## **Outline**

- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

uzh | eth | zürich

#### Translinear circuits

The term translinear was coined by Barry Gilbert in 1975.

In *translinear* circuits transistors have a *trans*conductance which is *linear*ly proportional to the output current.

This applies to:

- Circuits using monolithic BJTs
- Circuits using subthreshold MOS FETs in saturation

For subthreshold MOSFETs in saturation

$$I_{DS} = I_0 e^{(\kappa V_G - V_S)/U_T}$$
$$g_m \doteq \frac{d}{dV_G} I_{DS} = \frac{\kappa}{U_T} I_{DS}$$

uzh | eth | zürich

5/28

G.I. (INI) Current-mode WTA HS 2017-2018

#### Translinear circuits

The term translinear was coined by Barry Gilbert in 1975.

In *translinear* circuits transistors have a *trans*conductance which is *linear*ly proportional to the output current.

This applies to:

- Circuits using monolithic BJTs
- Circuits using subthreshold MOS FETs in saturation

For subthreshold MOSFETs in saturation:

$$I_{DS} = I_0 e^{(\kappa V_G - V_S)/U_T}$$

$$g_m \doteq \frac{d}{dV_G} I_{DS} = \frac{\kappa}{U_T} I_{DS}$$


uzh | eth | zürich

5/28

G.I. (INI) Current-mode WTA HS 2017-2018

# The translinear principle


Many current-mode circuits comprise transistors arranged in one or more closed loops of junctions.



a closed loop containing even number of forwardbiased junctions arranged so that there are an equal number of clockwise-facing and counter clock-wise facing polarities, the product of the current densities in the clockwise direction is equal to the product o the current densities in the counter clock-wise direction.

# The translinear principle

Many current-mode circuits comprise transistors arranged in one or more *closed loops of junctions*.



$$\sum_{k=1}^N V_{F_K} = 0$$

If the elements are saturated MOS subthreshold transistors (with  $\kappa=$  1 for sake of clarity)

$$\sum_{k=1}^{N} U_{T} \ln \left( \frac{I_{DS,k}}{I_{0}} \right) = 0$$

$$\Rightarrow \prod_{k=1}^{N} \frac{I_{DS,k}}{I_0} = 1$$

uzh | eth | zürich


G.I. (INI) Current-mode WTA

# **Outline**

- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

uzh | eth | zürich

#### Resistive networks



Resistors can be implemented in VLSI using single MOSFETs (but with very small dynamic range) or more complex circuits (such as the transconductance amplifier). But if we consider currents, and not voltages, to represent input and output signals of MOSFETs, then we can implement wide dynamic range resistive networks using single transistors instead of resistors.


uzh | eth | zürich


8/28


G.I. (INI) Current-mode WTA HS 2017-2018

# Diffusor and pseudo-conductances

(K. Boahen and E. Vittoz, late nineties)







A conventional conductance G is defined by the relationship

$$I_{ds} = G(V_s - V_d)$$


If we define  $V^* \doteq V_0 e^{-\frac{V}{U_T}}$  as a *pseudo-voltage* and  $G^* \doteq \frac{I_0}{V_0} e^{\kappa \frac{V_g}{U_T}}$  as a *pseudo-conductance*, then

$$I_{ds} = G^* (V_s^* - V_d^*)$$

But this is equivalent to:

$$I_{ds} = I_0 e^{\kappa \frac{V_g}{U_T} - \frac{V_s}{U_T}} - I_0 e^{\kappa \frac{V_g}{U_T} - \frac{V_d}{U_T}}$$

#### Current divider



The diffusion current  $I_3$  through  $M_3$  is proportional to  $(I_2 - I_1)$ . The proportionality factor can be modulated by  $V_{ref}$  and  $V_3$ .


uzh|eth|zürich □▶◀♬▶◀፮▶◀፮▶ ፮ ჟዓ↔

G.I. (INI) Current-mode WTA HS 2017-2018 10/28

#### Diffusor and resistive networks

#### Diffusion equation

$$\lambda^2 \frac{d^2}{dx^2} V_{out}(x) = V_{out}(x) - V_{in}(x)$$



$$e^{\frac{\kappa}{U_T}(V_G-V_R)}(I_{out_{j+1}}-2I_{out_j}+I_{out_{j-1}})=I_{out_j}-I_{in_j}$$

$$\lambda = e^{rac{\kappa}{2U_T}(V_G - V_R)}$$


uzh | eth | zürich

G.I. (INI) Current-mode WTA

#### Diffusor and resistive networks

#### Diffusion equation

$$\lambda^2 \frac{d^2}{dx^2} V_{out}(x) = V_{out}(x) - V_{in}(x)$$



$$\frac{1}{RG}(I_{out_{j+1}} - 2I_{out_j} + I_{out_{j-1}}) = I_{out_j} - I_{in_j}$$

$$\lambda = 1/\sqrt{RG}$$

uzh | eth | zürich

11/28

HS 2017-2018

## **Outline**


- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

uzh | eth | zürich



# Current conveyor

Currents are conveyed from the input terminal (X or Y) to the output terminal (Z), while decoupling the circuits connected to these terminals.




A crucial computational building block used to add, subtract, amplify, attenuate, and filter signals in the current-mode domain, analogous to the op-amp in voltage-mode (Smith and Sedra, 1968).

- The potential at the output terminal (Z) is independent of the current applied at the node Y.
- An input current that is forced into node X results in an equal amount of current flowing into node Y.
- The input current flowing into node X is conveyed to node Z, which has the characteristics of a high output impedance current source.

HS 2017-2018 13/28

# Subthreshold current conveyor

Exploits subthreshold MOSFETs exponential characteristic.



G.I. (INI)

$$I_z = I_x$$
  
 $V_x \propto In(I_y)$ 


#### Used in

- Low-pass filters
- Multiplier circuits
- Winner take all circuits
- Silicon neurons
- Current-mode silicon retinas

uzh | eth | zürich

Current-mode WTA HS 2017-2018 14/28

# Current conveyor as a multiplier



G.I. (INI)


Exploits the translinear principle:

$$\begin{aligned} V_X + (V_y - V_x) + \\ (V_w - V_y) + (0 - V_w) = 0 \\ I_X \cdot I_y \cdot I_w^{-1} \cdot I_z^{-1} = 1 \end{aligned}$$
$$\Rightarrow I_z = \frac{I_x I_y}{I_w}$$

Current-mode WTA HS 2017-2018 15/28

# Current conveyor as a current mirror

As voltages at nodes Y and X are decoupled from each other, X can be clamped to a desired constant by choosing appropriate values of  $I_{\nu}$ .




## **Outline**

- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

#### Gilbert normalizer

G.I. (INI)



uzh | eth | zürich

18/28


Current-mode WTA HS 2017-2018

# **Outline**

- Current-mode circuits
  - The Translinear principle
  - Current-mode resistive networks
  - Current-conveyor
  - Normalizer circuit
  - Winner-take-all networks

uzh | eth | zürich

#### WTA networks




- Networks of competing cells (neural, software, or hardware) that report
  the response of the cell with the strongest activation while suppressing
  the responses of all other cells.
- Typically used to implement and model competitive mechanisms among populations of neurons.
- Vast literature dating to the 70s for theoretical models, software algorithms, and analog VLSI implementations.

uzh | eth | zürich


G.I. (INI) Current-mode WTA HS 2017-2018 20/28

#### WTA networks




- Networks of competing cells (neural, software, or hardware) that report the response of the cell with the strongest activation while suppressing the responses of all other cells.
- Typically used to implement and model competitive mechanisms among populations of neurons.
- Vast literature dating to the 70s for theoretical models, software algorithms, and analog VLSI implementations.


#### WTA networks



- Networks of competing cells (neural, software, or hardware) that report the response of the cell with the strongest activation while suppressing the responses of all other cells.
- Typically used to implement and model competitive mechanisms among populations of neurons.
- Vast literature dating to the 70s for theoretical models, software algorithms, and analog VLSI implementations.


# Software simulations







uzh | eth | zürich

# Software simulations







#### Three conditions


$$I_{in,1} = I_{in,2} = I_{in}$$

$$I_{in,1} \gg I_{in,2}$$

$$I_{in,2} = I_{in}$$

$$I_{in,1} = I_{in} + \delta I_{in}$$

uzh | eth | zürich




#### First condition

$$I_{in,1} = I_{in,2} = I_{in}$$

$$V_c = rac{U_T}{\kappa} In \left(rac{I_{in}}{I_0}
ight)$$
 $I_{out,1} = I_{out,2} = I_b/2$ 
 $V_{d,1} = V_{d,2} pprox V_c + V_b$ 

uzh | eth | zürich

10/10/12/12/2




#### Second condition

$$I_{in,1} \gg I_{in,2}$$

$$V_c = rac{U_T}{\kappa} ln \left(rac{I_{in,1}}{I_0}
ight)$$
 $I_{out,1} = I_b$ ;  $I_{out,2} = 0$ 
 $V_{d,1} = V_c + V_b$ 
 $V_{d,2} pprox 0$ 

uzh | eth | zürich




#### Third condition

$$I_{in,2} = I_{in}$$
  
 $I_{in,1} = I_{in} + \delta I_{in}$ 

$$I_d = I_{sat} (1 + \frac{V_d}{V_e})$$
 $V_{d,2} = V_{d,1} - V_e \frac{\delta I_{in}}{I_{sat}}$ 
 $I_{out,2} < I_{out,1}$ 

# WTA circuit measurements



uzh | eth | zürich

- Local inhibition
- Diode-source degeneration
- Positive feedback
- Local excitation

uzh | eth | zürich

- Local inhibition
- Diode-source degeneration
- Positive feedback
- Local excitation

uzh | eth | zürich

- Local inhibition
- Diode-source degeneration
- Positive feedback
- Local excitation

27/28

G.I. (INI) Current-mode WTA HS 2017-2018

- Local inhibition
- Diode-source degeneration
- Positive feedback
- Local excitation



# Hysteretic WTA

