8Kx8 bit Low Power CMOS Static RAM

FEATURE SUMMARY

• Process Technology : CMOS

• Organization: 8K x 8

Power Supply Voltage: Single 5V ± 10%
Low Data Retention Voltage: 2V(Min)
Three state output and TTL Compatible

• Package Type : JEDEC Standard

28-DIP, 28-SOP

GENERAL DESCRIPTION


The KM6264B family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operations with low data retention current.

PRODUCT FAMILY


Product	Operating	Speed	PKG Type	Power I	Dissipation
Family	Temperature	ороса	1101760	Standby(Isb1, Max)	Operating(Icc2)
KM6264BL	Commercial	7 0/400/400	00 DID 00 DOD	100uA	
KM6264BL-L	(0~70 °C)	70/100/120ns	28-DIP, 28-SOP	10uA	
KM6264BLE	Extended	4.0.0*	00.000	100uA	55mA
KM6264BLE-L	(-25~-85 °C)	100*ns	28-SOP	50uA	J JOHN T
KM6264BLI	Industrial	4.0.0*	00.000	100uA	
KM6264BLI-L	(-40~85 °C)	100*ns	28-SOP	50uA	

^{*} measured with 30pF test load

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A12	Address Inputs
/WE	Write Enable Input
/CS1, CS2	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power(5V)
Vss	Ground
N.C	No Connection




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)			Temp Products 5~85 °C)	Industrial Temp Products (-40~85 °C)		
Part Name	Function	Part Name	Function	Part Name	Function	
KM6264BLP-7 KM6264BLP-7L KM6264BLP-10 KM6264BLP-10L KM6264BLP-12 KM6264BLP-12L KM6264BLG-7 KM6264BLG-7L KM6264BLG-10L KM6264BLG-10L KM6264BLG-12L	28-DIP, 70ns, L-pwr 28-DIP, 70ns, , LL-pwr 28-DIP, 100ns, , L-pwr 28-DIP, 100ns, LL-pwr 28-DIP, 120ns, , L-pwr 28-DIP, 120ns, LL-pwr 28-SOP, 70ns, L-pwr 28-SOP, 70ns, LL-pwr 28-SOP, 100ns, LL-pwr 28-SOP, 100ns, LL-pwr 28-SOP, 120ns, LL-pwr 28-SOP, 120ns, LL-pwr	KM6264BLGE-10 KM6264BLGE-10L	28-SOP, 100ns, L-pwr 28-SOP, 100ns, LL-pwr	KM6264BLGI-10 KM6264BLGI-10L	28-SOP, 100ns, L-pwr 28-SOP, 100ns, LL-pwr	

ORDERING INFORMATION





ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Та	0 to 70	°C	KM6264BL/L-L
		-25 to 85	°C	KM6264BLE/LE-L
		-40 to 85	°C	KM6264BLI/LI-L
Soldering temperature and time	Tsolder	260 °C, 10sec(Lead Only)	-	-

^{*} Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Тур**	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.5***	-	0.8	V

^{* 1)} Commercial Product : Ta=0 to 70 ° C, unless otherwise specified

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

3



²⁾ Extended Product: Ta=-25 to 85 ° C, unless otherwise specified

³⁾ Industrial Product : Ta=-40 to 85 ° C, unless otherwise specified

^{**} Ta=25 ° C

^{***} Vil(min)=-3.0V for ; \$0ns pulse

^{*} Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

	Item	Symbol	Test Conditions	s*	Min	Тур**	Max	Unit
Input leakage current		lli	Vin=Vss to Vcc		-1	-	1	uA
Output leak	age current	llo	/CS1=Vih or CS2=Vil or	/WE=Vil	-1	-	1	uA
			Vi/o=Vss to Vcc					
Operating p	ower supply current	Icc	/CS1=Vil, CS2=Vih		-	7	15	mA
Average op	erating current	lcc1	Vin=Vil or Vih, Ii/o=0mA		-	-	10	mA
			Cycle time=1us, 100% d	luty				
			/CS1; 10 .2V, CS2; 1 Vcc-	-0.2V				
		lcc2	Min cycle, 100% duty		-	-	55	mΑ
			/CS1=Vil, CS2=Vih, li/o=					
Output low	voltage	Vol	lol=2.1mA	-	-	0.4	٧	
Output high	voltage	Voh	Ioh= -1.0mA		2.4	-	-	V
Standby Cu	ırrent(TTL)	Isb	/CS1=Vih or CS2=Vil		-	-	1	mA
Standby	KM6264BL	lsb1	/CS1; N/cc-0.2V	L	-	2	100	uA
Current	KM6264BL-L		CS2; Ncc-0.2V or	LL	-	1	10	uA
(CMOS)	KM6264BLE		CS2 ; 1 0.2V				100	uA
	KM6264BLE-L		Others 0~Vcc LL		-	-	50	uA
	KM6264BLI	Ţ <u> Ŀ</u>		.	- -	100	uA	
	KM6264BLI-L			LL	-	-	50	uA

^{* 1)} Commercial Product : Ta=0 to 70 ° C, Vcc=5V+/-10%, unless otherwise specified

A.C CHARACTERISTICS

TEST CONDITIONS (1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rise fall time	5ns	•
Input and output reference voltage	1.5V	-
Output load(See right)	CL=100pF+1TTL	-

CL*

* Including scope and jig capacitance



²⁾ Extended Product : Ta=-25 to 85 ° C, Vcc=5V+/-10%, unless otherwise specified

³⁾ Industrial Product: Ta=-40 to 85 ° C, Vcc=5V+/-10%, unless otherwise specified

^{**} Ta=25 ° C

^{*} See test condition of DC and AC Operating characteristics

TEST CONDITIONS (2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM6264BL/L-L	0~70 °C	5V +/- 10%	70/100/120ns	Commercial
KM6264BLE/LE-L	-25~85 °C	5V +/- 10%	100*ns	Extended
KM6264BLI/LI-L	-40~85 °C	5V +/- 10%	100*ns	Industrial

^{*} measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

					Speed	Bins			
	Parameter List		70	ns	100ns		120ns		Units
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	100	-	120	-	ns
	Address access time	tAA	-	70	-	100	-	120	ns
	Chip select to output	tCO	-	70	-	100	-	120	ns
	Output enable to valid output	tOE	-	35	-	50	-	60	ns
	Chip select to low-Z output	tLZ	5	-	10	•	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	30	0	35	0	40	ns
	Output disable to high-Z output	tOHZ	0	30	0	35	0	40	ns
	Output hold from address change	tOH	10	-	10	-	10	-	ns
Write	Write cycle time	tWC	70	-	100	-	120	-	ns
	Chip select to end of write	tCW	60	-	80	-	85	-	ns
	Address set-up time	tAS	0	-	0	ı	0	-	ns
	Address valid to end of write	tAW	60	1	80	ı	85	-	ns
	Write pulse width	tWP	40	-	60	•	70	-	ns
	Write recovery time	tWR	0	ı	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	30	0	30	0	30	ns
	Data to write time overlap	tDW	30	-	40	-	50	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to output low-Z	tOW	5	-	5	-	10	-	ns





DATA RETENTION CHARACTERISTICS

Item		Symbol	Test Condition*		Min	Тур**	Max	Unit
Vcc for data retention	Vdr		/CS***; N /cc-0.2	.V	2.0	-	5.5	V
Data retention current	ldr	KM6264BL	Vcc=3.0V	L-Ver	-	1	50	
		KM6264BL-L	/CS; N/cc-0.2V	LL-Ver	-	0.5	5	
		KM6264BLE		L-Ver	-	-	50	
		KM6264BLE-L		LL-Ver	-	-	25	uA
		KM6264BLI		L-Ver	-	-	50	
		KM6264BLI-L		LL-Ver	-	-	25	
Data retention set-up time	tSDF	?	See data retention		0	-	-	ms
Recovery time tRDR		२	waveform		5	-	-	

 $^{^*}$ 1) Commercial Product : Ta=0 to 70 $^\circ$ C, unless otherwise specified 2) Extended Product : Ta=-25 to 85 $^\circ$ C, unless otherwise specified

DATA RETENTION TIMING DIAGRAM








³⁾ Industrial Product: Ta=-40 to 85 ° C, unless otherwise specified

^{*** /}CS1 ; \mbox{N} /Cc-0.2, CS2 ; \mbox{N} /Cc-0.2(/CS1 Controlled) or CS2 ; $\mbox{0.2}$ (CS2 Controlled)


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, CS2=/WE=Vih)



TIMING WAVEFORM OF READ CYCLE(2) (/WE= VIH)




Notes(Read Cycle)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max) is less than tLZ(Min) both for a given device and device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (/WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (/CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



Notes(Write Cycle)

- 1. A write occurs during the overlap of a low /CS1, a high CS2 and a low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low. A write ends at the earliest transition among /CS1 going high, CS2 going low and /WE going high, tWP is measured from the beginning of write to the end of write.
- 2. tCW is measured from the later of /CS1 going low or CS2 going high to the end of write.
- 3. tAS is measured from the address valid to the beginning of write.
- 4. tWR is measured from the end of write to the address change. tWR1 applied in case a write ends at /CS1, or /WE going high, tWR2 applied in case a write ends at CS2 going to low.

FUNCTIONAL DESCRIPTION

/CS1	CS2	/WE	/OE	Mode	I/O Pin	Current Mode
Н	Χ	X	Х	Power Down	High-Z	lsb, lsb1
X	L	Χ	X Power Down		High-Z	lsb, lsb1
L	Η	Η	Н	Output Disable	High-Z	Icc
L	Ι	Ι	L	Read	Dout	lcc
Ĺ	Н	L	X	Write	Din	lcc


^{*} X means don't care



PACKAGE DIMENSION

Unit: Millimeters (Inches)

28 PIN PLASTIC SMALL OUTLINE PACKAGE (450mil)



28 PIN PLASTIC DUAL INLINE PACKAGE (600mil)

