{"payload":{"header_redesign_enabled":false,"results":[{"id":"135290766","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"pbzweihander/Microprocessor","hl_trunc_description":"Microprocessor implemented with Verilog, for Logic Design Lab Final Project.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":135290766,"name":"Microprocessor","owner_id":15262528,"owner_login":"pbzweihander","updated_at":"2018-06-12T11:10:49.920Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apbzweihander%252FMicroprocessor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/pbzweihander/Microprocessor/star":{"post":"BdNXK9-2JHRyDIT6YYVj7vO-T4SsvnRRWLYt-Id8zZhT3pvQtGPw5We4NK2r5TtzQBVZlzsD1zjyPot-yCqefA"},"/pbzweihander/Microprocessor/unstar":{"post":"6GB21Nmq1bXGXKuLWyQ3eTsUw5OPa1BRH_898SVO4wZJI8MmJjkfQim4_eOyeXqjfGo036cLcXO-A_RVvo4uRg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Hy12bL7nZCuqtzTtmr5oIBgXv-4pggb51B3z9n0E0Z36MVLF27cqrCA8_HLmoEG4AnwSbvkoKAI6N50RVznXNQ"}}},"title":"Repository search results"}