



(1) MOV R_d, R_s


Temp \equiv Di




(2) MOV R_d, M




3) MOV M, R_g




(4) MVI R_d, DO8




(5) LXI R_p/SP, D16




(6) LDA D16






(7) STA D16





(8) ADC Rg



(9) ACI DO8





(10) SBB Rq





not same

(11) ANA Rq.




Carry flag is cleared.

(12) CMP Rq




Z = 1 (Equal)
CY = 1 (A < Rs)
CY = 0 (A > Rs)










(13) JMP D16



(14) JC D16



(15) CALL 06









(16) CZ D16

S6, S7, S8, S9, 60, 61, 62, 63, 64

Same with condition = TRUE

(17) RET






(18) RZ


Check if condition = TRUE

71, 72, 73, 74, 75, 76


(8-bit)
CDB




8-bit Internal Data Bus



(16-bit)
EAB




$i = \bar{ST}$
 $j = U$
 $m = \bar{ST}$
 $n = ST$



$IDB \rightarrow SP-L$
 $IDB \rightarrow SP-H$
 $Inc \rightarrow SP$
 $Dec \rightarrow SP$
 $None$

5 activities
 3 bits

AO



None
 $PC \rightarrow AO$, Mem
 $HL \rightarrow AO$, Mem
 $WZ \rightarrow AO$, Mem
 $SP \rightarrow AO$, Mem

5 activities
 3 bits

Bits are decided on basis of activities


$h = R$
 $f = P$
 $g = Q$

P	QR	00	01	11	10
0		None	PC \rightarrow AO Mem	HL \rightarrow AO Mem	X
1		X	WZ \rightarrow AO Mem	SP \rightarrow AO Mem	X

none (?)

INC \rightarrow PC
VZ \rightarrow PC
PCH \rightarrow idlb
PLL \rightarrow idlb


Sackintu
3 bits



	00	01	11	10
0	None	INC → PC	X	PC ← side
1	WZ → PC	X	X	PC ← side

$$\begin{array}{ll} d=2 & e = x\bar{y} \\ a = \bar{x}y & b = xy \end{array}$$

INC

 $1 \text{ bit} \rightarrow C$ 


1 bit

Rg

includes
Accumulation


$$K = A$$
$$L = B$$
$$A = B$$

read
write
none

Zacharias

2 bits

ALU



ADG ACI Flag \rightarrow ALU Add ALU \rightarrow Flag ALU \rightarrow A
SBB Flag \rightarrow ALU Sub ALU \rightarrow Flag ALU \rightarrow A
ANA AND ALU \rightarrow Flag ALU \rightarrow A
CMP Sub ALU \rightarrow Flag

Flag \rightarrow ALU Sub ALU \rightarrow Flag ALU \rightarrow A

ANA AND ALU → FLAG ALU-NA

cmp Sub ALU \rightarrow Flag

None

Activities

3 bits


	BC			
A	00	01	11	10
0	None	X	X	X
1	AND ALU → Flag ALU → A	Flag → ALU ADD ALU → Flag ALU → A	Flag → ALU SUB ALU → Flag ALU → A	SUB ALU → Flag

$$q = A$$
$$h = C$$
$$S \times$$
 $\lambda = C$
$$q = C$$
$$n = A$$
$$S =$$

$q = A$
 $r = C$
 $s = A + B$

A \ BC				
	00	01	11	10
0	None	SUB ALU → Flag	AND ALU → Flag ALU → A	X
1	X	Flag → ALU SUB ALU → Flag ALU → A	Flag → ALU ADD ALU → Flag ALU → A	X


DO



$t = F$

1 Bit

DI




EDB → DI
 DI → IDB
 None

D \ E	0	1
0	None	DI → IDB
1	EDB → DI	X

2 Bits

$u = E \quad v = D$


IR



$w = G$

1 Bit

WZ



3 Activities

$x = H$

$y = I$

2 Bits

00 - ADD
01 - AND
11 - SUB
0 p

A	B	C	O	P
0	0	1	0	1
1	0	1	1	1
0	1	1	0	1
1	1	1	0	0

A \ BC	00	01	11	10
0	x ⁰	1	0 ³	x ²
1	x ⁴	1	0 ²	x ⁵

A \ BC	00	01	11	10
0	1 ⁰	1	1 ³	x ²
1	x ⁴	1	0 ²	x ⁵

$$O = \bar{B} \quad P = \bar{A} + \bar{B}$$

Compatible

Equiv.

Equivalent

→ 1, 3, 6, 8, 11, 15, 21, 26, 28, 31, 33, 35, 37, 42, 47, 56, 65, 71

→ 5, 10 (Eq)

→ 9, 12, 16, 22, 38, 43, 49, 58

→ 17, 23 (Equivalent) 39, 44, 50, 59

→ 18, 24, 40, 45, 51, 60, 69 (compatible)

→ 41, 46, 55, 64 (Equivalent)

→ 48, 57 (Eq)

→ 53, 62

→ 52, 61 (Eq)

→ 54, 63

→ 66, 72


→ 67, 73

→ 68, 74



→ 69, 75 (compat.)

→ 70, 76


State Repres of CB's




28 states (5 bits)
5 decoders



- Branch Control
- Direct Branch
- Instruction Branch
- Decoder 1
- Decoder 2
- Decoder 3
- Decoder 4
- Decoder 5





No need of
Conditional Branch Decoder
Taken care by
Decoder 3
Decoder 4
&
Decoder 5.