

Reduced MIPS -32 pipelined architecture

(Verilog code in separate file)


R-Type Instruction:



I – Type Instruction



J- Type Instruction



MIPS 32 Instruction cycle

We divide the instruction execution cycle into 5 steps:


(a) IF: Instruction fetch


(b) ID: Instruction Decode / Register Fetch


(c) Ex: Execution / Effective Address Calculation


(d) MEM: Memory Access / Branch Completion


(e) WB: Register Write-Back


















Two special 1-bit variables are used:
-HALTED: Set after a HLT instruction executes and seaches the
WB stage.
- TAKEN_BRANCH: Set after the decision to take a branch
is known. Required to disable the
instructions that have already entered the pipeline
from making any state changes.
· ·



PIPELINED - MIPS 32

Test Benches 1:

Example 1:		00				
Add three numbers 10	120 and	5 pt	ored in	proce	nson s	registers.
The steps:			<u>Č</u> se	- = garly	WID M.	
- Initialize legister 1	21 with 9	.0.	7		RIVER	
- Initialize register R2	with 20	Mary -	-> · · · ·	4:V	<u> </u>	
- Initialize sogister R	3 with 3	25	- C 1:	. <u> </u>	21.1	100
- Add the three number	sers and	d store	the ?	sun in	R40	and then
in R5		:1.)	V_1/1/21 . !		e 3 ³	
Assembly language Brogra	mini in	- 9N. J.M	lactine.	Code CA	n Binas	sy)
ADDI RI, KO, 10	.001010	0000	0,0000	1: 0000	000000	000/0/0
ADDI R2, RD, 20	00101	0000	00001	0000	000000	0010100
ADDI R3, R0, 25	001010	.0000	0001	1 0000	000000	011001
ADD R4, R1, R2	000000	00001	000010	00/00	00000	000000
ADD R5, R4, R3	000000	00100	00011	00/01	00000	000000
HLT	nun	00000	00000	00000	00000	000000

Actual Program:

```
mips. Mem [0] = 32/h 28081000a; // ADDE RI, RO, 100

mips. Mem [1] = 32/h28020014; // ADDE R2, R0, 20.

mips. Mem [2] = 32/h28030009; // ADDE R3, R0, 25.

mips. Mem [3] = 32/h0ce 77800; // OR R7, R7, R7 — dummy instruction


mips. Mem [4] = 32/h0ce 77800; // OR R7, R7, R7 — dummy instruction

mips. Mem [5] = 32/h0ce 77800; // ADD R4, R1, R2

mips. Mem [6] = 32/h0ce 77800; // ADD R4, R1, R2

mips. Mem [6] = 32/h0ce 77800; // ADD R5, R4, R3

mips. Mem [8] = 32/hfc000000; // HIT
```



Test Bench 2:

Example 2:	12124
a load a word stored in memory.	location 120, add 45 to it, and
store the result in memory e	ocation 121.
· The steps:	k-1-
- Initialize register RI with the mo	emory address 120.
- wad the contents of memory le	cation 120 unto register R2
- Add 45 to register R2.	N/L-i
- Store the result in memory lo	cation 121
Assembly language Program	
	00000 00001 000000001111000
LW R2, O(RI) 001000	000001 60010 000000000000000
* ADDT R2, R2,45 - A 300,001010	
SW R2, 1(R1) 001001	
HUTO TO THE TO A STATE OF THEIR	
A atrial Dua anama	

Actual Program:

```
mips. Mem [] = 32'h28010078; (IADDI RI, RO, 120

mips. Mem [] = 32'h0c63 k8 00; (IOR R3, R3, R3 -- dummy instruction

mips. Mem [] = 32'h20220000; (IUW R2, O(RI))

mips. Nem [] = 32'h0c631800; (IOR R3, R3, K3 -- dummy instruction

mips. Mem [] = 32'h2842002d; (IADDI R2, R2, 45


mips. Mem [] = 32'h0c631800; (IOR R3, R3, R3 -- dummy instruction

mips. Mem [] = 32'h24220001; (ISW R2, I(RI))

mips. Mem [] = 32'hfc000000; (IHLT)

Mips. Mem [] = 85;
```

vave - Detault		2000
1 -	Msgs	
÷> [115]	-No Data-	
<u>+</u> [116]	-No Data-	
<u>+</u> [117]	-No Data-	
<u>+</u> [118]	-No Data-	
<u>+</u> > [119]	-No Data-	
<u>+</u> > [120]	-No Data-	85
.	-No Data-	130
.	-No Data-	
<u>+</u> > [123]	-No Data-	
<u>+</u> [124]	-No Data-	
<u>+</u> [125]	-No Data-	
<u>+</u> > [126]	-No Data-	
÷- > [127]	-No Data-	
≅ ● Now	0.6 ns) ns 0.2 ns 0.4 ns
✓ © Cursor 1	0.711 ns	



```
add wave -position insertpoint \
sim:/test2_mips32/mips/Reg \
sim:/test2_mips32/mips/Mem

VSIM 3> restart


VSIM 4> run -all
# Mem[120]: 85
# Mem[121]: 130
# ** Note: $finish : C:/Users/Ler
# Time: 600 ps Iteration: 0 Ins
# 1
# Break in Module test2_mips32 at C:

VSIM 5>
```

Test Bench 3:

Example 3:	The state of the s
· Compute the factorial of a number	a Natored in memory location
200. The sexult will be stored in	memory location 198.
· The steps:	I have below on the part
5- Initialize register RIO with the man	nory address 200.
- load the contents of memory cloca	ation 200 unto register R3
- Initialize register R2 with value:	
- In a loop, multiply R2 and R3,	
- Decrement R3 by 1; if not zero re	
- Store the result (from K3) in mo	Market Ma
Assembly language Program	
	0/0/0 0000000001/00/000
	00010 0000000000000000000001
The second secon	00000000000000000
	00011 00010 00000 000000
	100011 00000000000000000000000000000000
	00000 111111111111101
A second	1010 (11111111111110)-2
In 🕶	00000 # 00000 # 000000

Actual Program:





```
Transcript =====
sim:/test3_mips32/mips/Mem
VSIM 3> restart
VSIM 4> run -all
# R2:
      2
       1
# R2:
# R2:
        5
      20
# R2:
# R2:
      60
# R2: 120
# Mem[200]= 5, Mem[198]= 1
# ** Note: $finish : C:/Use
     Time: 3 ns Iteration: 0
                            [1
Now: 3 ns Delta: 0
```