

Reduced MIPS -32 pipelined architecture

(Verilog code in separate file)


R-Type Instruction:



I – Type Instruction



J- Type Instruction



MIPS 32 Instruction cycle

We divide the instruction execution cycle into 5 steps:


(a) IF: Instruction fetch


(b) ID: Instruction Decode / Register Fetch


(c) Ex: Execution / Effective Address Calculation


(d) MEM: Memory Access / Branch Completion


(e) WB: Register Write-Back


















Two special 1-bit variables are used:
-HALTED: Set after a HLT instruction executes and seaches the
WB stage.
- TAKEN_BRANCH: Set after the decision to take a branch
is known. Required to disable the
instructions that have already entered the pipeline
from making any state changes.
· ·



PIPELINED - MIPS 32