



Reduced MIPS -32 pipelined architecture

(Verilog code in separate file)


R-Type Instruction:



I - Type Instruction



J- Type Instruction



MIPS 32 Instruction cycle

We divide the instruction execution cycle into 5 steps:


(a) IF : Instruction fetch

(b) ID : Instruction Decode / Register Fetch

(c) EX : Execution / Effective Address Calculation

(d) MEM : Memory Access / Branch Completion

(e) WB : Register Write-Back




1a) Micro-operations for Pipeline Stage IF

IF_ID_IR \leftarrow Mem[PC]

IF_ID_NPC, PC \leftarrow (if (EX_MEM_IR[opcode] == branch) &
EX_MEM_cond.)

{ EX_MEM_ALUout }

else { PC+1 };



(b) Micro-operations for pipeline stage ID.


$ID_EX_A \leftarrow Reg_IF_ID_IR[rs];$

$ID_EX_B \leftarrow Reg_IF_ID_IR[rt];$

$ID_EX_NPC \leftarrow IF_ID_NPC;$

$ID_EX_IR \leftarrow IF_ID_IR;$

$ID_EX_Imm \leftarrow Sign_extend(IF_ID_IR_{15..0});$



(b) Micro-operations for pipeline stage ID.


$ID_EX_A \leftarrow Reg_IF_ID_IR[rs];$

$ID_EX_B \leftarrow Reg_IF_ID_IR[rt];$

$ID_EX_NPC \leftarrow IF_ID_NPC;$

$ID_EX_IR \leftarrow IF_ID_IR;$

$ID_EX_Imm \leftarrow Sign_extend(IF_ID_IR_{15..0});$



(c) Micro-Operations for Pipeline Stage Ex.

R-R ALU

$EX_MEM_IR \leftarrow ID_EX_IR;$

15 $EX_MEM_ALUout \leftarrow ID_EX_A \text{ func } ID_EX_B;$

R-M ALU

$EX_MEM_IR \leftarrow ID_EX_IR;$

$EX_MEM_ALUout \leftarrow ID_EX_A \text{ func } ID_EX_Imm;$

20

Load/Store

$EX_MEM_IR \leftarrow ID_EX_IR;$

$EX_MEM_ALUout \leftarrow ID_EX_A + ID_EX_Imm;$

$EX_MEM_B \leftarrow ID_EX_B;$


25

Branch

$EX_MEM_ALUout \leftarrow ID_EX_NPC + ID_EX_Imm;$

$EX_MEM_cond \leftarrow (ID_EX_A == 0);$

$EX_MEM_IR \leftarrow ID_EX_IR;$



(d) Micro-operations for Pipeline Stage MEM

ALU:

$MEM_WB_IR \leftarrow EX_MEM_IR;$

$MEM_WB_ALUout \leftarrow EX_MEM_ALUout;$

Load:


$MEM_WB_IR \leftarrow EX_MEM_IR;$

$MEM_WB_LMD \leftarrow Mem[EX_MEM_ALUout];$

Store:

$MEM_WB_IR \leftarrow EX_MEM_IR;$

$Mem[EX_MEM_ALUout] \leftarrow EX_MEM_B;$




(e) Micro - Operations for Pipeline Stage WB

R-R ALU: $\text{Reg}[\text{MEM_WB_IR}[\text{rd}]] \leftarrow \text{MEM_WB_ALUOut};$


R-M ALU: $\text{Reg}[\text{MEM_WB_IR}[\text{rt}]] \leftarrow \text{MEM_WB_ALUOut};$

5 LOAD : $\text{Reg}[\text{MEM_WB_IR}[\text{rt}]] \leftarrow \text{MEM_WB_LMD};$



Two special 1-bit variables are used:

- HALTED :: Set after a HLT instruction executes and reaches the WB stage.
- TAKEN_BRANCH :: Set after the decision to take a branch is known. Required to disable the instructions that have already entered the pipeline from making any state changes.



PIPE LINED - MIPS 32