

## 4 M-BIT DYNAMIC RAM 512 K-WORD BY 8-BIT, FAST PAGE MODE

### Description

The  $\mu$ PD42S4800, 424800 are 512 288 words by 8 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the  $\mu$ PD42S4800 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These devices are packed in 28-pin plastic TSOP(III) and 28-pin plastic SOJ.

### Features

- 512 288 words by 8 bits organization
- Single +5.0 V  $\pm$  10 % power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S4800-70, 424800-70	577.5 mW	70 ns	140 ns	45 ns

- The  $\mu$ PD42S4800 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S4800	1 024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.825 mW (CMOS level input)
$\mu$ PD424800	1 024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)

- Multiplexed address inputs ... Row address : A0 to A9, Column address : A0 to A8

### Ordering Information

Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S4800G5-70	70 ns	28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
$\mu$ PD42S4800LE-70	70 ns	28-pin Plastic SOJ (400 mil)	
$\mu$ PD424800G5-70	70 ns	28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
$\mu$ PD424800LE-70	70 ns	28-pin Plastic SOJ (400 mil)	


### Quality Grade

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number I EI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Marking side)

28-pin Plastic TSOP(II)  
(400 mil)




28-pin Plastic SOJ  
(400 mil)



- A0 to A9 : Address Inputs
- I/O 1 to I/O 8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



### Input/Output Pin Functions

The μPD42S4800, 424800 have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A9 and input/output pins I/O1 to I/O8.

Pin Name	Input/ Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)		Address bus. Input total 19-bit of address signal, upper 10-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 524 288-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$ . Then, switch the address bus to column address and activate $\overline{\text{CAS}}$ . Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time ( $t_{\text{ASR}}$ , $t_{\text{ASC}}$ ) and hold time ( $t_{\text{RAH}}$ , $t_{\text{CAH}}$ ) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ .
$\overline{\text{WE}}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
$\overline{\text{OE}}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/ Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

## Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	$V_T$		-1.0 to +7.0	V
Supply Voltage	$V_{CC}$		-1.0 to +7.0	V
Output Current	$I_O$		50	mA
Power Dissipation	$P_D$		1	W
Operating Temperature	$T_{opt}$		0 to +70	°C
Storage Temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	$V_{CC}$		4.5	5.0	5.5	V
High Level Input Voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	$V_{IL}$		-1.0		+0.8	V
Ambient Temperature	$T_a$		0		70	°C

## Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter		Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	RAS, CAS Cycling	tr <sub>AC</sub> = 70 ns		105	mA	1, 2, 3
			tr <sub>C</sub> = tr <sub>C</sub> (MIN.)					
			I <sub>O</sub> = 0 mA					
Standby current	μPD42S4800	I <sub>CC2</sub>	RAS, CAS ≥ V <sub>IH</sub> (MIN.), I <sub>O</sub> = 0 mA			2	mA	
			RAS, CAS ≥ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA			0.15		
	μPD424800		RAS, CAS ≥ V <sub>IH</sub> (MIN.), I <sub>O</sub> = 0 mA			2		
			RAS, CAS ≥ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA			1		
RAS only refresh current		I <sub>CC3</sub>	RAS Cycling, CAS ≥ V <sub>IH</sub> (MIN.)	tr <sub>AC</sub> = 70 ns		105	mA	1,2,3,4
			tr <sub>C</sub> = tr <sub>C</sub> (MIN.), I <sub>O</sub> = 0 mA					
Operating current (Fast page mode)		I <sub>CC4</sub>	RAS ≤ V <sub>IL</sub> (MAX.), CAS Cycling	tr <sub>AC</sub> = 70 ns		80	mA	1, 2, 5
			tr <sub>C</sub> = tr <sub>C</sub> (MIN.), I <sub>O</sub> = 0 mA					
CAS before RAS refresh current		I <sub>CC5</sub>	RAS Cycling	tr <sub>AC</sub> = 70 ns		105	mA	1, 2
			tr <sub>C</sub> = tr <sub>C</sub> (MIN.)					
			I <sub>O</sub> = 0 mA					
CAS before RAS long refresh current (1 024 Cycles / 128 ms, only for the μPD42S4800)		I <sub>CC6</sub>	CAS before RAS refresh : 1 024 Cycles / 128 ms RAS, CAS : V <sub>CC</sub> -0.2 V ≤ V <sub>IH</sub> ≤ V <sub>IH</sub> (MAX.) 0 V ≤ V <sub>IL</sub> ≤ 0.2 V Standby : RAS, CAS ≥ V <sub>CC</sub> -0.2 V Address : V <sub>IH</sub> or V <sub>IL</sub> WE, OE : V <sub>IH</sub> I <sub>O</sub> = 0 mA	tr <sub>AS</sub> ≤ 200 ns		200	μA	1, 2
				tr <sub>AS</sub> ≤ 1 μs		300		
Self refresh current (CAS before RAS self refresh, only for the μPD42S4800)		I <sub>CC7</sub>	RAS, CAS : V <sub>CC</sub> -0.2 V ≤ V <sub>IH</sub> ≤ V <sub>IH</sub> (MAX.) 0 V ≤ V <sub>IL</sub> ≤ 0.2 V I <sub>O</sub> = 0 mA			150	μA	2
Input leakage current		I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 5.5 V All other pins not under test = 0 V	-10		+10	μA	
Output leakage current		I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 5.5 V Output is disabled (Hi-Z)	-10		+10	μA	
High level output voltage		V <sub>OH</sub>	I <sub>O</sub> = -5.0 mA	2.4			V	
Low level output voltage		V <sub>OL</sub>	I <sub>O</sub> = +4.2 mA			0.4	V	

- Notes**
1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> and I<sub>CC6</sub> depend on cycle rates (tr<sub>AC</sub> and tr<sub>C</sub>).
  2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during RAS ≤ V<sub>IL</sub>(MAX.) and CAS ≥ V<sub>IH</sub>(MIN.).
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.


# AC Characteristics (Recommended Operating Conditions unless otherwise noted)

## AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

## Common to Read, Write, Read Modify Write Cycle

Parameter		Symbol	t <sub>RAC</sub> = 70 ns		Unit	Notes
			MIN.	MAX.		
Read / Write Cycle Time		t <sub>RC</sub>	140	–	ns	
RAS Precharge Time		t <sub>RP</sub>	60	–	ns	
CAS Precharge Time		t <sub>CPN</sub>	10	–	ns	
RAS Pulse Width		t <sub>RAS</sub>	70	10 000	ns	
CAS Pulse Width		t <sub>CAS</sub>	20	10 000	ns	
RAS Hold Time		t <sub>RSH</sub>	20	–	ns	
CAS Hold Time		t <sub>CSH</sub>	70	–	ns	
RAS to CAS Delay Time		t <sub>RCD</sub>	20	50	ns	1
RAS to Column Address Delay Time		t <sub>RAD</sub>	15	35	ns	1
CAS to RAS Precharge Time		t <sub>CRP</sub>	5	–	ns	2
Row Address Setup Time		t <sub>ASR</sub>	0	–	ns	
Row Address Hold Time		t <sub>RAH</sub>	10	–	ns	
Column Address Setup Time		t <sub>ASC</sub>	0	–	ns	
Column Address Hold Time		t <sub>CAH</sub>	15	–	ns	
OE Lead Time Referenced to RAS		t <sub>OES</sub>	0	–	ns	
CAS to Data Setup Time		t <sub>CLZ</sub>	0	–	ns	
OE to Data Setup Time		t <sub>OLZ</sub>	0	–	ns	
OE to Data Delay Time		t <sub>OED</sub>	15	–	ns	
Transition Time (Rise and Fall)		t <sub>T</sub>	3	50	ns	
Refresh Time	μPD42S4800	t <sub>REF</sub>	–	128	ms	3
	μPD424800		–	16	ms	

**Notes** 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
t <sub>RAD</sub> ≤ t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>RAD</sub> > t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>AA</sub> (MAX.)	t <sub>RAD</sub> + t <sub>AA</sub> (MAX.)
t <sub>RCD</sub> > t <sub>RCD</sub> (MAX.)	t <sub>CAC</sub> (MAX.)	t <sub>RCD</sub> + t <sub>CAC</sub> (MAX.)

t<sub>RAD</sub>(MAX.) and t<sub>RCD</sub>(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RAD</sub> ≥ t<sub>RAD</sub>(MAX.) and t<sub>RCD</sub> ≥ t<sub>RCD</sub>(MAX.) will not cause any operation problems.



2.  $t_{CRP(MIN.)}$  requirement is applied for  $\overline{RAS}$ ,  $\overline{CAS}$  cycles preceded by any cycle.
3. This specification is applied only for the  $\mu$ PD42S4800.

**Read Cycle**

Parameter	Symbol	$t_{RAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.		
Access Time from $\overline{RAS}$	$t_{RAC}$	–	70	ns	1
Access Time from $\overline{CAS}$	$t_{CAC}$	–	20	ns	1
Access Time from Column Address	$t_{AA}$	–	35	ns	1
Access Time from $\overline{OE}$	$t_{OEA}$	–	20	ns	
Column Address Lead Time Referenced to $\overline{RAS}$	$t_{RAL}$	35	–	ns	
Read Command Setup Time	$t_{RCS}$	0	–	ns	
Read Command Hold Time Referenced to $\overline{RAS}$	$t_{RRH}$	0	–	ns	2
Read Command Hold Time Referenced to $\overline{CAS}$	$t_{RCH}$	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{OE}$	$t_{OEZ}$	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{CAS}$	$t_{OFF}$	0	15	ns	3

**Notes** 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{RAS}$
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{AA(MAX.)}$	$t_{RAD} + t_{AA(MAX.)}$
$t_{RCD} > t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$	$t_{RCD} + t_{CAC(MAX.)}$

$t_{RAD(MAX.)}$  and  $t_{RCD(MAX.)}$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCD} \geq t_{RCD(MAX.)}$  will not cause any operation problems.

2. Either  $t_{RCH(MIN.)}$  or  $t_{RRH(MIN.)}$  should be met in read cycles.
3.  $t_{OFF(MAX.)}$  and  $t_{OEZ(MAX.)}$  define the time when the output achieves the condition of Hi - Z and is not referenced to  $V_{OH}$  or  $V_{OL}$ .

### Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	10	–	ns	1
$\overline{\text{WE}}$ Pulse Width	t <sub>WP</sub>	10	–	ns	1
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	20	–	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	15	–	ns	
$\overline{\text{WE}}$ Setup Time	t <sub>WCS</sub>	0	–	ns	2
$\overline{\text{OE}}$ Hold Time	t <sub>OEH</sub>	0	–	ns	
Data-in Setup Time	t <sub>DS</sub>	0	–	ns	3
Data-in Hold Time	t <sub>DH</sub>	15	–	ns	3

- Notes**
1. t<sub>WP(MIN.)</sub> is applied for late write cycles or read modify write cycles. In early write cycles, t<sub>WCH(MIN.)</sub> should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle.
  3. t<sub>DS(MIN.)</sub> and t<sub>DH(MIN.)</sub> are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.

### Read Modify Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.		
Read Modify Write Cycle Time	t <sub>RWC</sub>	185	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	90	–	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	40	–	ns	1
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	55	–	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD(MIN.)</sub>, t<sub>CWD</sub> ≥ t<sub>CWD(MIN.)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(MIN.)</sub>, and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

# Fast Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	–	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	–	40	ns	
RAS Pulse Width	t <sub>RASP</sub>	70	125 000	ns	
CAS Precharge Time	t <sub>CP</sub>	10	–	ns	
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	–	ns	
Read Modify Write Cycle Time	t <sub>PRWC</sub>	90	–	ns	
CAS Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	60	–	ns	1

**Note 1.** If  $\text{twcs} \geq \text{twcs}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If  $\text{trwd} \geq \text{trwd}(\text{MIN.})$ ,  $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$ ,  $\text{tawd} \geq \text{tawd}(\text{MIN.})$ , and  $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

# Refresh Cycle


Parameter	Symbol	t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	–	ns	
CAS Hold Time ( $\overline{\text{CAS}}$ before RAS Refresh)	t <sub>CHR</sub>	10	–	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	–	ns	
RAS Pulse Width ( $\overline{\text{CAS}}$ before RAS Self Refresh Cycle)	t <sub>RASS</sub>	100	–	μs	1
RAS Precharge Time ( $\overline{\text{CAS}}$ before RAS Self Refresh Cycle)	t <sub>RPS</sub>	130	–	ns	1
CAS Hold Time ( $\overline{\text{CAS}}$ before RAS Self Refresh Cycle)	t <sub>CHS</sub>	–50	–	ns	1
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15	–	ns	

**Note 1.** This specification is applied only for the μPD42S4800.

The diagram illustrates the timing relationships for the 28F002B EPROM. The signals shown are:


- RAS**: Row Address Strobe, active low. Timing parameters include  $t_{RAS}$  (pulse width),  $t_{RSH}$  (setup time before CAS),  $t_{RCH}$  (hold time after CAS), and  $t_{RTP}$  (return time to high).
- CAS**: Column Address Strobe, active low. Timing parameters include  $t_{CRP}$  (setup time before RAS),  $t_{CSD}$  (setup time before RAS),  $t_{CASH}$  (setup time before RAS),  $t_{CAS}$  (pulse width), and  $t_{CPN}$  (hold time after RAS).
- Address**: Data bus for Row and Column addresses. Timing parameters include  $t_{ASR}$  (Row address setup),  $t_{RAH}$  (Row address hold),  $t_{ASC}$  (Column address setup),  $t_{CAH}$  (Column address hold), and  $t_{RCS}$  (Row address to CAS delay).
- WE**: Write Enable, active low. Timing parameters include  $t_{OES}$  (OE setup time before WE) and  $t_{OEA}$  (OE setup time before WE).
- OE**: Output Enable, active low. Timing parameters include  $t_{OES}$  (OE setup time before WE),  $t_{OEA}$  (OE setup time before WE),  $t_{OEF}$  (OE fall time), and  $t_{OEZ}$  (OE to high-Z time).
- I/O**: Data bus. Timing parameters include  $t_{IOLZ}$  (I/O low-to-high time),  $t_{IOLZ}$  (I/O low-to-high time), and  $t_{IOLZ}$  (I/O low-to-high time).

# Early Write Cycle




**Remark**  $\overline{OE}$  : Don't care


# Late Write Cycle



# Read Modify Write Cycle




### Fast Page Mode Read Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.



### Fast Page Mode Early Write Cycle



**Remark**  $\overline{OE}$ : Don't care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same  $\overline{RAS}$  cycle.

[illegible]

492

493

**CAS Before RAS Self Refresh Cycle (Only for the μPD42S4800)**



**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$  : Don't care I/O : Hi - Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**


When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1 024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh**

When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh 1 024 times within an interval of 16 ms or less just before and after setting CAS before RAS self refresh.


For details, please refer to **How to use DRAM** User's Manual.

### CAS Before RAS Refresh Cycle




Remark Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z

### RAS Only Refresh Cycle




Remark  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z

# Hidden Refresh Cycle (Read)




# Hidden Refresh Cycle (Write)



**Remark**  $\overline{OE}$ : Don't care

Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD-2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.125 <sup>+0.10</sup> <sub>-0.05</sub>	0.005 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004



28PIN PLASTIC SOJ (400 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LA-400A-1

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.35</sup> <sub>-0.35</sub>	0.735 <sup>+0.009</sup> <sub>-0.009</sub>
C	10.16	0.400
D	11.18 <sup>+0.2</sup>	0.440 <sup>+0.008</sup> <sub>-0.008</sub>
E	1.08 <sup>+0.15</sup>	0.043 <sup>+0.006</sup> <sub>-0.006</sub>
F	0.6	0.024
G	3.5 <sup>±0.2</sup>	0.138 <sup>+0.009</sup> <sub>-0.009</sub>
H	2.4 <sup>±0.2</sup>	0.094 <sup>+0.009</sup> <sub>-0.009</sub>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 <sup>+0.10</sup>	0.016 <sup>+0.004</sup> <sub>-0.004</sub>
N	0.12	0.005
P	9.40 <sup>+0.20</sup>	0.370 <sup>+0.009</sup> <sub>-0.009</sub>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.08</sub>	0.008 <sup>+0.004</sup> <sub>-0.004</sub>

### Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S4800, 424800.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

### Types of Surface Mount Device

#### μPD42S4800G5, 424800G5 : 28-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	<p>Peak temperature of package surface : 235 °C or below,  Reflow time : 30 seconds or below (210 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit<sup>Note</sup>: 7 days  (10 hours pre-baking is required at 125 °C afterwards)</p> <p><b>[Remark]</b>  (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal.  (2) Please avoid removing the residual flux with water after the first reflow process .</p>	IR35-107-2
VPS	<p>Peak temperature of package : 215 °C or below,  Reflow time : 40 seconds or below (200 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit<sup>Note</sup>: 7 days  (10 hours pre-baking is required at 125 °C afterwards)</p> <p><b>[Remark]</b>  (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal.  (2) Please avoid removing the residual flux with water after the first reflow process .</p>	VP15-107-2
Partial heating method	<p>Terminal temperature: 300 °C or below,  Time : 3 seconds or below (Per one side of the device).</p>	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S4800LE, 424800LE : 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	<p>Peak temperature of package surface : 235 °C or below,  Reflow time: 30 seconds or below (210 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit<sup>Note</sup>: 7 days  (20 hours pre-baking is required at 125 °C afterwards)</p> <p><b>[Remark]</b>  (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal.  (2) Please avoid removing the residual flux with water after the first reflow process.</p>	IR35-207-2
VPS	<p>Peak temperature of package : 215 °C or below,  Reflow time : 40 seconds or below (200 °C or higher),  Number of reflow processes: MAX. 2  Exposure limit<sup>Note</sup>: 7 days  (20 hours pre-baking is required at 125 °C afterwards)</p> <p><b>[Remark]</b>  (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal.  (2) Please avoid removing the residual flux with water after the first reflow process.</p>	VP15-207-2
Partial heating method	<p>Terminal temperature: 300 °C or below,  Time : 3 seconds or below (Per one side of the device).</p>	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".