


8K X 8 CMOS SRAM

FEATURES

- Single +5V Power Supply
- Access Times 120ns (max.)
- Supply Current
 - Very low power version:
 - Operating: 40mA (max.)
 - Standby: 50μA (max.)
- Fully Static Operation - No Clock Or Refresh Cycles Required
- All Inputs And Outputs Directly TTL Compatible
- Common I/O Using Tri-State Output
- Output Enable And Two Chip Select Inputs For Easy Application
- Data Retention Voltage: 2V (min.)
- Available In 600 mil Plastic 28 Pin

PIN CONFIGURATION

Plastic Dual-in-line Package



DESCRIPTION

The BR6265 is a low operating current 65,536-bit static random access memory organized as 8,192 words by 8 bits and operates on a single 5V power supply. It is built using ROHM's high performance CMOS process.

Inputs and tri-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.


Two chip select inputs are provided for power down and device select, and an output enable input is included for easy interface.

Data retention is guaranteed at a power supply voltage as low as 2V.

PIN NAMES

A ₀ -A ₁₂	Address Input
\overline{WE}	Write Enable
\overline{OE}	Output Enable
\overline{CE}	Chip Select
I/O ₀ -I/O ₇	Data Input/Output
V _{CC}	Power Supply (+5V)
GND	Ground

BLOCK DIAGRAM



TRUTH TABLE

Mode	\overline{CE}_1	CE_2	\overline{OE}	\overline{WE}	I/O Operation	V _{CC} Current
Standby	H	X	X	X	High Z	I _{SB} , I _{SB1}
	X	L	X	X	High Z	I _{SB} , I _{SB2}
Output Disabled	L	H	H	H	High Z	I _{CCA1} , I _{CCA2}
Read	L	H	L	H	D _{OUT}	I _{CCA1} , I _{CCA2}
Write	L	H	X	L	D _{IN}	I _{CCA1} , I _{CCA2}

ABSOLUTE MAXIMUM RATINGS*

V _{CC} to GND	-0.5V to +7.0V
IN, IN/OUT VOLT to GND	-0.5V to V _{CC} +0.5
Operating Temperature, T _{opr}	0°C to +70°C
Storage Temperature, T _{stg}	-55°C to +125°C
Temperature Under Bias, T _{bias}	-10°C to +85°C
Power Dissipation, P _T	1.0W/SOP 0.7W
Soldering Temperature and Time	260°C, 10 sec.

*NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

T_A = 0°C to 70°C

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	V _{CC} +0.5	V
V _{IL}	Input Low Voltage	-0.3	—	+0.8	V
C _L	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

DC ELECTRICAL CHARACTERISTICS

T_A = 0°C to +70°C, V_{CC} = 5V ±10%, GND = 0V

Symbol	Parameter	BR6265-12LL		Unit	Test Conditions
		Min.	Max.		
I _{LI}	Input Leakage Current	—	1	μA	V _{IN} = GND to V _{CC}
I _{LO}	Output Leakage Current	—	1	μA	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, V _{I/O} = GND to V _{CC}
I _{CCA2}	Active Power Supply Current	—	10	mA	$\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$, I _{I/O} = 0mA, f=1MHz
I _{CCA1}	Dynamic Operating Current	—	40	mA	Min. Cycle, Duty = 100% $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$, I _{I/O} = 0mA
I _{SB}	Standby Power Supply Current	—	3	mA	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$
I _{SB1}		—	50	μA	$\overline{CE}_1 \geq V_{CC} - 0.2V$, $CE_2 \geq V_{CC} - 0.2V$, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V
I _{SB2}		—	50	μA	$\overline{CE}_1 \leq 0.2V$, $CE_2 \leq 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V
V _{OL}	Output Low Voltage	—	0.4	V	I _{OL} = 2.1mA
V _{OH}	Output High Voltage	2.4	—	V	I _{OH} = -1.0mA

AC ELECTRICAL CHARACTERISTICS

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$

READ CYCLE^①

Symbol	Parameter	BR6265-12LL		Unit
		Min.	Max.	
t _{RC}	Read Cycle Time	120	—	ns
t _{AA}	Address Access Time	—	120	ns
t _{C01}	Chip Select Access Time ($\overline{\text{CE}}_1$)	—	120	ns
t _{C02}	Chip Select Access Time (CE ₂)	—	120	ns
t _{OE}	Output Enable to Output Valid	—	60	ns
t _{LZ1} ^②	Chip Selection to Output in Low Z ($\overline{\text{CE}}_1$)	10	—	ns
t _{LZ2} ^②	Chip Selection to Output in Low Z (CE ₂)	10	—	ns
t _{OLZ} ^②	Output Enable to Output in Low Z	5	—	ns
t _{HZ1} ^②	Chip Deselection to Output in High Z ($\overline{\text{CE}}_1$)	0	40	ns
t _{HZ2} ^②	Chip Deselection to Output in High Z (CE ₂)	0	40	ns
t _{OHZ} ^②	Output Disable to Output in High Z	0	40	ns
t _{OH}	Output Hold from Address Change	10	—	ns

① $\overline{\text{WE}}$ is always high all times for read cycles.

② Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

WRITE CYCLE^③

Symbol	Parameter	BR6265-12LL		Unit
		Min.	Max.	
t _{WC}	Write Cycle Time	120	—	ns
t _{CW}	Chip Selection to End of Write	85	—	ns
t _{AS}	Address Set-up Time	0	—	ns
t _{AW}	Address Valid to End of Write	85	—	ns
t _{WP} ^④	Write Pulse Width	70	—	ns
t _{WR} ^⑤	Write Recovery Time	5	—	ns
t _{WHZ} ^⑦	Write to Output in High Z	0	40	ns
t _{DW}	Data to Write Time Overlap	50	—	ns
t _{DH}	Data Hold from Write Time	-10	—	ns
t _{OW} ^⑦	Output Active from End of Write	5	—	ns

③ If $\overline{\text{OE}}$ is high during write cycle, outputs are in high impedance state.

④ A write occurs during the overlap (t_{WP}) of a low $\overline{\text{CE}}_1$ (or CE₂) and a low $\overline{\text{WE}}$.

⑤ t_{WR} is measured from $\overline{\text{CE}}_1$ (or CE₂) or $\overline{\text{WE}}$ going high to the end of a write cycle.

⑥ I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.

⑦ Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

CAPACITANCE

$T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C_{IN}^*	Input Capacitance	—	10	pF	$V_{IN} = 0\text{V}$
$C_{I/O}^*$	Input/Output Capacitance	—	10	pF	$V_{I/O} = 0\text{V}$

*This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	1TTL Gate and $C_L = 100\text{pF}$

DATA RETENTION CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min.	Typ. ^①	Max.	Unit
V_{DR}	V_{CC} for Data Retention	2.0	—	5.5	V
I_{CCDR}	Data Retention Current	—	1.0	$20^{③}$	μA
t_{CDR}	Chip Deselect to Data Retention Time	0	—	—	ns
t_R	Operation Recovery Time	$t_{RC}^{②}$	—	—	ns

① $V_{DR} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$

② t_{RC} = Read Cycle Time

③ This characteristic is guaranteed to meet $3\mu\text{A}$ (max.) at $T_A = 0$ to $+40^\circ\text{C}$ ($V_{CC} = 3.0\text{V}$) and $1\mu\text{A}$ (max.) at $T_A = 0$ to $+25^\circ\text{C}$ ($V_{CC} = 3.0\text{V}$).




FIGURE 1. LOW V_{CC} DATA RETENTION WAVEFORM (\overline{CE}_1 CONTROLLED)




FIGURE 2. LOW V_{CC} DATA RETENTION WAVEFORM (CE_2 CONTROLLED)




FIGURE 3. READ CYCLE TIMING NO. 1 ($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




FIGURE 4. READ CYCLE TIMING NO. 2 ($\overline{WE}=V_{IH}$)




FIGURE 5. WRITE CYCLE TIMING NO. 1 (\overline{WE} CONTROL)




FIGURE 6. WRITE CYCLE TIMING NO. 2 (\overline{CE}_1 CONTROL)





FIGURE 7. WRITE CYCLE TIMING NO. 3 (\overline{CE}_2 CONTROL)

PACKAGE DIAGRAMS

Plastic Dual-in-line Package (PDIP)



ORDERING INFORMATION

Standard Configurations

Part Number	Access Time (ns)	Package
BR6265-12LL	120	600 MIL PLASTIC DIP28

ROHM CORPORATION reserves the right to make changes to any product herein to improve reliability, function or design. ROHM CORPORATION does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others.

© ROHM CORPORATION December 1992 Printed in U.S.A.

ROHM CORPORATION
3034 Owen Drive
Jackson Business Park
Antioch, TN 37013
(615) 641-2020
FAX: (615) 641-2022