

HM511665/L Series

65,536-Word x 16-Bit Dynamic RAM

■ DESCRIPTION

The Hitachi HM511665/HM511665L are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511665/11665L have realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM511665/HM511665L offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511665/HM511665L to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.


■ FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 633 mW/495 mW (max)
 - Standby Mode (TTL) 11 mW (max)
 - Standby Mode (CMOS) 5.5 mW (max)
 - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- Write per Bit Capability
- 256 Refresh Cycles (4 ms)
- (32 ms) (L-Version)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back-up Operation
 - HM511665L Series (L-Version)

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
W1/I/O ₁ -W16/I/O ₁₆	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Read/Write Enable
OE	Output Enable
V _{CC} ¹	Power (+ 5V)
V _{SS} ²	Ground
NC	No Connection

- Notes: 1. This device has 3 V_{CC} pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All V_{CC} pins must be connected with the same power-supply wiring on the memory board.
2. This device has 3 V_{SS} pins (SOJ: 21, 30, 40 pin/ZIP: 10, 33, 40 pin). All V_{SS} pins must be connected with the same ground wiring on the memory board.



■ PIN OUT


HM511665JP Series		HM511665ZP Series	
V _{CC} 1	40 V _{SS}	W9/I09 2	1 NC
W1/I01 2	39 W16/I016	W11/I011 4	3 W10/I010
W2/I02 3	38 W15/I015	W13/I013 6	5 W12/I012
W3/I03 4	37 W14/I014	W15/I015 8	7 W14/I014
W4/I04 5	36 W13/I013	V _{SS} 10	9 W16/I016
W5/I05 6	35 W12/I012	W2/I02 12	11 W1/I01
W6/I06 7	34 W11/I011	W3/I03 14	13 V _{CC}
W7/I07 8	33 W10/I010	W5/I05 16	15 W4/I04
W8/I08 9	32 W9/I09	W7/I07 18	17 W6/I06
NC 10	31 NC	NC 20	19 W8/I08
V _{CC} 11	30 V _{SS}	NC 22	21 V _{CC}
NC 12	29 CAS	RAS 24	23 WB/WE
WB/WE 13	28 OE	A1 26	25 A0
RAS 14	27 NC	A3 28	27 A2
A0 15	26 NC	V _{CC} 30	29 A4
A1 16	25 NC	NC 32	31 NC
A2 17	24 A7	A5 34	33 V _{SS}
A3 18	23 A6	A7 36	35 A6
A4 19	22 A5	OE 38	37 NC
V _{CC} 20	21 V _{SS}	V _{SS} 40	39 CAS

■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511665JP-8	80 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511665JP-10	100 ns	
HM511665LJ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665LJ-10	100 ns	
HM511665ZP-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665ZP-10	100 ns	
HM511665LZ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665LZ-10	100 ns	



■ BLOCK DIAGRAM



0146-3



TRUTH TABLE

Inputs				I/O	Operation
$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WB}}/\overline{\text{WE}}$	$\overline{\text{OE}}$	$\text{W1/I/O}_1 - \text{W16/I/O}_{16}$	
H	H	H	H	High-Z	Standby
L	H	H	H	High-Z	Refresh
L	L	H	L	D_{out}	Read
L	L	L	H	D_{in}	Write
L	L	H	H	High-Z	

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_{T}	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_{T}	0.8	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

ELECTRICAL CHARACTERISTICS

Recommended DC Operating Conditions ($T_{\text{A}} = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	(Wi/I/Oi Pin)	V_{IL}	- 0.5	0.8	V	1, 2
	(Others)	V_{IL}	- 1.0	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS} .
2. The device will withstand undershoots to the - 2V level with a maximum pulse width of 20 ns at the - 1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

• **DC Electrical Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I_{CC1}	—	115	—	90	mA	RAS, CAS Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	2				mA	TTL Interface RAS, CAS = V_{IH} , D _{out} = High-Z	4
		1				mA	CMOS Interface RAS, CAS $\geq V_{CC} - 0.2V$ D _{out} = High-Z	4
(L-Version) Standby Current	I_{CC2}	—	200	—	200	μA	CMOS Interface RAS, CAS = V_{IH} WE, OE, Address and D _{in} = V_{IH} or V_{IL} D _{out} = High-Z	5
RAS Only Refresh Current	I_{CC3}	—	115	—	90	mA	$t_{RC} = \text{Min}$	2
CAS Before RAS Refresh Current	I_{CC6}	—	115	—	90	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	100	—	85	mA	$t_{PC} = \text{Min}$	1, 3
(L-Version) Battery Back-up Operating Current (Standby with CBR Refresh)	I_{CC10}	—	300	—	300	μA	$t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 1 \mu\text{s}$ WE = V_{IH} , CAS = V_{IL} OE, Address and D _{in} = V_{IH} or V_{IL} D _{out} = High-Z	5
Input Leakage Current	I_{LI}	-10	10	-10	10	μA	$0V \leq V_{in} \leq 6.5V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	μA	$0V \leq V_{out} \leq 5.5V$, D _{out} = Disable	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High I _{out} = -2.5 mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	V	Low I _{out} = 2.1 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL} .
 3. Address can be changed once or less while CAS = V_{IH} .
 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.
 5. $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$ and $0V \leq V_{IL} \leq 0.2V$.

• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable D_{out}.

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Test Conditions

Input Rise and Fall Times: 5 ns
 Input Timing Reference Levels: 0.8V, 2.4V
 Output Load: 1 TTL Gate + C_L (50 pF)
 (Including scope and jig)



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	135	—	170	—	ns	
RAS Precharge Time	t _{RP}	45	—	60	—	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	50	20	60	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	35	15	45	ns	9
RAS Hold Time	t _{RSH}	30	—	40	—	ns	
CAS Hold Time	t _{CSH}	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	ns	
OE to D _{in} Delay Time	t _{ODD}	15	—	15	—	ns	
OE Delay Time from D _{in}	t _{DZO}	0	—	0	—	ns	
CAS Setup Time from D _{in}	t _{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	4	—	4	ms	
		—	32	—	32	ms	L-Version

Read Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t _{AA}	—	45	—	55	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t _{OFF2}	0	15	0	15	ns	6
CAS to D _{in} Delay Time	t _{CDD}	20	—	20	—	ns	
RAS Hold Time Referenced to $\overline{\text{OE}}$	t _{ROH}	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	185	—	220	—	ns	
RAS to WE Delay Time	t _{RWD}	105	—	125	—	ns	10
CAS to WE Delay Time	t _{CWD}	55	—	65	—	ns	10
Column Address to WE Delay Time	t _{AWD}	70	—	80	—	ns	10, 13
OE Hold Time from WE	t _{OEH}	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	50	—	60	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	45	—	55	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t _{CPW}	70	—	80	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	ns	

Write Per Bit Cycle^{16, 17}

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Write per Bit Setup Time	t _{WBS}	0	—	0	—	ns	
Write per Bit Hold Time	t _{WBH}	10	—	10	—	ns	
Write per Bit Selection Setup Time	t _{WDS}	0	—	0	—	ns	
Write per Bit Selection Hold Time	t _{WDH}	10	—	10	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\max) - t_{RAD}(\max)]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\max)$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\max) - t_{RAD}(\max)]$. t_{RAC} , t_{CAC} , and t_{AA} are determined as follows:




0146-5


6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. When using the write-per-bit capability, $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls.
17. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the \overline{RAS} negative transition.

■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle






• Read-Modify-Write Cycle




0146-9




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle



• Hidden Refresh Cycle




0146-12







• Fast Page Mode Early Write Cycle







• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Read)

• CAS Before RAS Refresh Counter Check Cycle (Write)

