# **OKI** Semiconductor

This version: Jan. 1998 Previous version: May 1997

# MSM511664C/CL

65,536-Word × 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE (BYTE WRITE)

#### DESCRIPTION

The MSM511664C/CL is a 65,536-word  $\times$  16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM511664C/CL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM511664C/CL is available in a 40-pin plastic SOJ or 44/40-pin plastic TSOP. The MSM511664CL (the low-power version) is specially designed for lower-power applications.

#### **FEATURES**


- 65,536-word × 16-bit configuration
- Single 5 V power supply, ±10% tolerance
- Input : TTL compatible, low input capacitance
- Output : TTL compatible, 3-state
- Refresh : 256 cycles/4 ms, 256 cycles/32 ms (L-version)
- Byte write and fast page mode, read modify write capability
- $\bullet$  CAS before RAS refresh, hidden refresh, RAS-only refresh capability
- Package options:

40-pin 400 mil plastic SOJ (SOJ40-P-400-1.27) (Product : MSM511664C/CL-xxJS) 44/40-pin 400 mil plastic TSOP (TSOPII44/40-P-400-0.80-K) (Product : MSM511664C/CL-xxTS-K) xx indicates speed rank.

#### PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time	Power Dissipation			
railing	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>	(Min.)	Operating (Max.)	Standby (Max.)		
MSM511664C/CL-60	60 ns	30 ns	20 ns	20 ns	110 ns	550 mW	5.5 mW/		
MSM511664C/CL-70	70 ns	40 ns	25 ns	25 ns	120 ns	495 mW			
MSM511664C/CL-80	80 ns	45 ns	30 ns	30 ns	135 ns	440 mW	1.1 mW (L-version)		


# **PIN CONFIGURATION (TOP VIEW)**



Pin Name	Function
A0 - A7	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DQ1 - DQ16	Data Input/Data Output
<del>OE</del>	Output Enable
LWE	Lower Byte Write Enable
ŪWE	Upper Byte Write Enable
V <sub>CC</sub>	Power Supply (5 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection

Note : The same power supply voltage must be provided to every  $V_{CC}$  pin, and the same GND voltage level must be provided to every  $V_{SS}$  pin.

## **BLOCK DIAGRAM**



## **FUNCTION TABLE**

		Input Pin			DQ	Pin	Function Made
RAS	CAS	LWE	UWE	ŌĒ	DQ1 - DQ8	DQ9 - DQ16	Function Mode
Н	*	*	*	*	High-Z High-Z		Standby
L	Н	*	*	*	High-Z High-Z		Refresh
L	L	Н	Н	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Word Read
L	L	L	Н	Н	D <sub>IN</sub>	Don't Care	Lower Byte Write
L	L	Н	L	Н	Don't Care	D <sub>IN</sub>	Upper Byte Write
L	L	L	L	Н	D <sub>IN</sub>	D <sub>IN</sub>	Word Write
L	L	Н	Н	Н	High-Z	High-Z	_

<sup>\*: &</sup>quot;H" or "L"

## **ELECTRICAL CHARACTERISTICS**

# **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	$V_{T}$	-1.0 to 7.0	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub> *	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	–55 to 150	°C

<sup>\*:</sup> Ta = 25°C

# **Recommended Operating Conditions**

 $(Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Dower Cupply Voltage	V <sub>CC</sub> V <sub>SS</sub> V <sub>IH</sub>	4.5	5.0	5.5	V
Power Supply Voltage		0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	_	0.8	V

## Capacitance

 $(V_{CC} = 5 V \pm 10\%, Ta = 25^{\circ}C, f = 1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A0 - A7)	C <sub>IN1</sub>	_	7	pF
Input Capacitance (RAS, CAS, UWE, LWE, OE)	C <sub>IN2</sub>	_	7	pF
Output Capacitance (DQ1 - DQ16)	C <sub>I/O</sub>	_	7	pF

## **DC** Characteristics

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Condition	ition MSM511664 MSM511664 MSM511664 C/CL-80 C/CL-70		Unit I	Note				
			Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	ILI	$0 \ V \le V_I \le 6.5 \ V;$ All other pins not $under \ test = 0 \ V$	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I <sub>LO</sub>	DQ disable $0 \text{ V} \le \text{V}_0 \le 5.5 \text{ V}$	-10	10	-10	10	-10	10	μΑ	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{RAS}$ , $\overline{CAS}$ cycling, $t_{RC}$ = Min.	_	100	_	90	_	80	mA	1, 2
Dower Cupply		RAS, CAS = V <sub>IH</sub>	_	2	_	2	_	2	mΛ	1
Power Supply Current (Standby)	I <sub>CC2</sub>	RAS, CAS	_	1	_	1	_	1	IIIA	<u> </u>
		≥ V <sub>CC</sub> -0.2 V	_	200	_	200	_	200	V V μA μA mA mA mA	1, 5
Average Power		RAS cycling,								
Supply Current	I <sub>CC3</sub>	CAS = V <sub>IH</sub> ,	_	100	_	90	_	80	mA	1, 2
(RAS-only Refresh)		t <sub>RC</sub> = Min.								
Power Supply Current (Standby)	I <sub>CC5</sub>	$\overline{RAS} = V_{IH},$ $\overline{CAS} = V_{IL},$ $DQ = enable$	_	5	_	5	_	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	I <sub>CC6</sub>	RAS cycling, CAS before RAS	_	100	_	90	_	80	mA	1, 2
Average Power		RAS = V <sub>IL</sub> ,								
Supply Current	I <sub>CC7</sub>	CAS cycling,	_	95	_	85	—	75	mA	1, 3
(Fast Page Mode)		t <sub>PC</sub> = Min.								
Average Power Supply Current	I <sub>CC10</sub>	$t_{RC} = 125 \mu s$ , $\overline{CAS}$ before $\overline{RAS}$ ,	_	300	_	300		300	μΑ	1, 4,
(Battery Backup)		t <sub>RAS</sub> ≤ 1 μs								5

- Notes: 1.  $I_{CC}$  Max. is specified as  $I_{CC}$  for output open condition.
  - 2. The address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
  - 3. The address can be changed once or less while  $\overline{CAS}$  =  $V_{IH}$ .
  - 4.  $V_{CC} 0.2 \text{ V} \le V_{IH} \le 6.5 \text{ V}$ ,  $-1.0 \text{ V} \le V_{IL} \le 0.2 \text{ V}$ . 5. L-version.

## AC Characteristics (1/2)

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C})$  Note 1, 2, 3

$(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \text{ Note } 1,$											
Parameter	Symbol	MSM511664 C/CL-60			511664 L-70		511664 L-80	Unit	Note		
		Min.	Max.	Min.	Max.	Min.	Max.				
Random Read or Write Cycle Time	t <sub>RC</sub>	110	_	120	_	135	_	ns			
Read Modify Write Cycle Time	t <sub>RWC</sub>	155	_	170	_	185	_	ns			
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	_	50	_	55	_	ns			
Fast Page Mode Read Modify Write Cycle Time	t <sub>PRWC</sub>	85	_	95	_	100	_	ns			
Access Time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	ns	4, 5, 6		
Access Time from CAS	t <sub>CAC</sub>	_	20	_	25	_	30	ns	4, 5		
Access Time from Column Address	t <sub>AA</sub>	_	30	_	40	_	45	ns	4, 6		
Access Time from CAS Precharge	t <sub>CPA</sub>	_	35	_	45	_	50	ns	4		
Access Time from OE	t <sub>OEA</sub>	_	20	_	25	_	30	ns	4		
Output Low Impedance Time from CAS	t <sub>CLZ</sub>	0	_	0	_	0	_	ns	4		
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	toff	0	20	0	20	0	20	ns	7		
OE to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	15	0	15	0	15	ns	7		
Transition Time	t⊤	3	50	3	50	3	50	ns	3		
Refresh Period	t <sub>REF</sub>	_	4	_	4	_	4	ms			
Refresh Period (L-version)	t <sub>REF</sub>	_	32	_	32	_	32	ms			
RAS Precharge Time	t <sub>RP</sub>	40	_	40	_	45	_	ns			
RAS Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns			
RAS Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	100,000	70	100,000	80	100,000	ns			
RAS Hold Time	t <sub>RSH</sub>	20	_	25	_	30	_	ns			
RAS Hold Time referenced to OE	t <sub>ROH</sub>	15	_	15	_	15	_	ns			
CAS Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10	_	10	_	10	_	ns			
CAS Pulse Width	t <sub>CAS</sub>	20	10,000	25	10,000	30	10,000	ns			
CAS Hold Time	t <sub>CSH</sub>	60	_	70	_	80	_	ns			
CAS to RAS Precharge Time	t <sub>CRP</sub>	5	_	5	_	5	_	ns			
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35	_	45	_	50	_	ns			
RAS to CAS Delay Time	t <sub>RCD</sub>	20	40	20	45	22	50	ns	5		
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	30	17	35	ns	6		
Row Address Set-up Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns			
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	12	_	ns			
Column Address Set-up Time	tasc	0	_	0	_	0	_	ns			
Column Address Hold Time	t <sub>CAH</sub>	10	_	10	_	15	_	ns			
Column Address Hold Time from RAS	t <sub>AR</sub>	45	_	45	_	55	_	ns			
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	40	_	45	_	ns			
Read Command Set-up Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns			
Read Command Hold Time	t <sub>RCH</sub>	0	_	0	_	0	_	ns	8		
Read Command Hold Time referenced to RAS	t <sub>RRH</sub>	0	_	0	_	0	_	ns	8		
	1 1000						1				

MSM511664C/CL

## AC Characteristics (2/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$  Note 1, 2, 3

Parameter S		MSM511664 N C/CL-60		MSM511664 C/CL-70		MSM511664 C/CL-80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	9
Write Command Hold Time	twch	10	_	10	_	15	_	ns	
Write Command Hold Time from RAS	twcr	40	_	45	_	55	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	_	10	_	15	_	ns	
OE Command Hold Time	t <sub>OEH</sub>	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	20	_	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	10
Data-in Hold Time	t <sub>DH</sub>	10	_	10	_	15	_	ns	10
Data-in Hold Time from RAS	t <sub>DHR</sub>	40	_	45	_	55	_	ns	
OE to Data-in Delay Time	t <sub>OED</sub>	15	_	15	_	15	_	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	40	_	50	_	55	_	ns	9
Column Address to WE Delay Time	t <sub>AWD</sub>	50	_	60	_	70	_	ns	9
RAS to WE Delay Time	t <sub>RWD</sub>	80	_	95	_	105	_	ns	9
CAS Precharge WE Delay Time	t <sub>CPWD</sub>	55	_	70	_	75	_	ns	9
CAS Active Delay Time from RAS Precharge	t <sub>RPC</sub>	0	_	0	_	0	_	ns	
$\overline{\mbox{RAS}}$ to $\overline{\mbox{CAS}}$ Set-up Time ( $\overline{\mbox{CAS}}$ before $\overline{\mbox{RAS}}$ )	t <sub>CSR</sub>	5	_	5	_	5	_	ns	
RAS to CAS Hold Time (CAS before RAS)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	


Notes:

1. A start-up delay of 100 µs is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.


- 2. The AC characteristics assume  $t_T = 5$  ns.
- 3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
- 4. This parameter is measured with a load circuit equivalent to 1 TTL load and 50 pF.
- Operation within the t<sub>RCD</sub> (Max.) limit ensures that t<sub>RAC</sub> (Max.) can be met. t<sub>RCD</sub> (Max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (Max.) limit, then the access time is controlled by t<sub>CAC</sub>.
- 6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
- 7. t<sub>OFF</sub> (Max.) and t<sub>OEZ</sub> (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 8. t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 9.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \ge t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \ge t_{CWD}$  (Min.) ,  $t_{RWD} \ge t_{RWD}$  (Min.),  $t_{AWD} \ge t_{AWD}$  (Min.) and  $t_{CPWD} \ge t_{CPWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
- 10. These parameters are referenced to the  $\overline{CAS}$  leading edge in an early write cycle, and to the  $\overline{WE}$  leading edge in an  $\overline{OE}$  control write cycle, or a read modify write cycle.

#### **TIMING WAVEFORM**


#### **Read Cycle**




## Write Cycle (Early Write)




## **Read Modify Write Cycle**




## **Fast Page Mode Read Cycle**




## Fast Page Mode Write Cycle (Early Write)




## **Fast Page Mode Read Modify Write Cycle**




## **RAS-Only Refresh Cycle**




## **CAS** before **RAS** Refresh Cycle



## **Hidden Refresh Read Cycle**




## **Hidden Refresh Write Cycle**



## **PACKAGE DIMENSIONS**





Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm) TSOPII44/40-P-400-0.80-K 18.41 ± 0.1 44 888888888 11.76 ± 0.2 10.16 ± 0.1 10.76 ± 0.2 88888888888 0.17 ± 0.05 0.8 ± 0.2 INDEX MARK
Mirror finish
0.81TYP 22) 0.37 ±0.08 -0.07 0.16 M 0.80 0~10° 0.95 ± 0.05  $0.5 \pm 0.1$ √7 0.10 0.6 TYP. SEATING PLANE Package material Epoxy resin Lead frame material 42 alloy Pin treatment Solder plating Solder plate thickness 5 μm or more

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Package weight (g)

0.49 TYP.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).