

/*

4357.(008) Embedded Firmware Essentials Spring 2015

Toggle a GPIO Pin

File: toggle_gpio.c

Goal: write a code to toggle a GPIO pin as fast as possible.

1. Fast Read LPC178 schematics and data sheets
<http://developer.mbed.org/platforms/mbed-LPC1768/>
http://www.nxp.com/documents/user_manual/UM10360.pdf (Chapter 9: GPIO)
2. Read ARM Cortex-M3 Datasheet
 - a. <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337h/CHDDIGAC.html>
 - b. <https://ece.uwaterloo.ca/~ece222/ARM/ARM7-TDMI-manual-pt3.pdf>
 - c. http://infocenter.arm.com/help/topic/com.arm.doc.ddi0337h/DDI0337H_cortex_m3_r2p0_trm.pdf
3. write a C code to toggle a GPIO pin as fast as possible
4. study machine code output from objdump
5. write a page report to tell me the meaning of each bit of the machine code of the while loop body only.
(you may ignore all machine code before and after the while loop.)

gcc commands:

```
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -c hw01.c -o hw01.o
```

```
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -O3 -c hw01.c -o hw01_O3.o
```


```
$ arm-none-eabi-gcc -mcpu=cortex-m3 -mthumb -Os -c hw01.c -o hw01_Os.o
```

```
$ arm-none-eabi-objdump -d hw01.o
```


Xia	Andrew	drew.xia@gmail.com	mbed: PIN: 5 = DIP5 = P0.9
Varma	Kripa	kripa.varma@gmail.com	6
Verma	Sandeep	thakursandeep044@gmail.com	7
Taank	Vilakshan	vilakshantaank@gmail.com	8
Wu	Takai Kevin	kevinwu1105@hotmail.com	9
younus	muhammad	myounus@aol.com	10
Joseph	Anandraj	anand737@yahoo.com	11
Thomas	Auyeung	thomas0403@yahoo.com	12
Govindaraju	Abhijit	abhigovindaraju@gmail.com	13

Patchava	Chaitanya	cpatchava@gmail.com	14
Fujiwara	Tsuyoshi	tsuyoshifujiwara11@gmail.com	15
Jayaraman	Anand	anandnayan@gmail.com	16
Sankara	Bharath	wajsankara@yahoo.com	17
Hung	Perry	pyhung@gmail.com	18
Luo	Qihua	qihua578@gmail.com	19
Rucker	Terri	trrdesigns@comcast.net	20
Dwayne	Dilbeck	ddilbeck@yahoo.com	21
	paul	pccheung347@gmail.com	22
	Eliana	emeridaf@ucsc.edu	23
Krishna	Ajay	ajaykrishna@gmail.com	24
Lee	Jason	jasonclee0@gmail.com	25
ackula	swetha	udayasree23@gmail.com	26
Olling	Cliff	cliff@bromantech.com	27
Jerry	Mueckl	jerry.mueckl@gmail.com	28
Park	Jae Yang	jaeyangp@gmail.com	29=P0.5
Frank		frank.chao@sbcglobal.net	30

<http://developer.mbed.org/handbook/mbed-NXP-LPC1768-Getting-Started>



<http://developer.mbed.org/media/uploads/chris/mbed-005.1.pdf>



*/

9.2.1 Digital I/O ports

- Accelerated GPIO functions:
 - GPIO registers are located on a peripheral AHB bus for fast I/O timing.
 - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
 - All GPIO registers are byte, half-word, and word addressable.
 - Entire port value can be written in one instruction.
 - GPIO registers are accessible by the GPDMA.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- All GPIO registers support Cortex-M3 bit-banding.
- GPIO registers are accessible by the GPDMA controller to allow DMA of data to or from GPIOs, synchronized to any DMA request.
- Direction control of individual port bits.
- All I/Os default to input with pullup after reset.

Table 102. GPIO register map (local bus accessible registers - enhanced GPIO features)

Generic Name	Description	Access	Reset value ^[1]	PORTn Register Name & Address
FIODIR	Fast GPIO Port Direction control register. This register individually controls the direction of each port pin.	R/W	0	FIO0DIR - 0x2009 C000 FIO1DIR - 0x2009 C020 FIO2DIR - 0x2009 C040 FIO3DIR - 0x2009 C060 FIO4DIR - 0x2009 C080
FIOMASK	Fast Mask register for port. Writes, sets, clears, and reads to port (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN) alter or return only the bits enabled by zeros in this register.	R/W	0	FIO0MASK - 0x2009 C010 FIO1MASK - 0x2009 C030 FIO2MASK - 0x2009 C050 FIO3MASK - 0x2009 C070 FIO4MASK - 0x2009 C090
FIOPIN	Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins are not configured as an input to ADC). The value read is masked by ANDing with inverted FIOMASK. Writing to this register places corresponding values in all bits enabled by zeros in FIOMASK. Important: if an FIOPIN register is read, its bit(s) masked with 1 in the FIOMASK register will be read as 0 regardless of the physical pin state.	R/W	0	FIO0PIN - 0x2009 C014 FIO1PIN - 0x2009 C034 FIO2PIN - 0x2009 C054 FIO3PIN - 0x2009 C074 FIO4PIN - 0x2009 C094
FIOSET	Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.	R/W	0	FIO0SET - 0x2009 C018 FIO1SET - 0x2009 C038 FIO2SET - 0x2009 C058 FIO3SET - 0x2009 C078 FIO4SET - 0x2009 C098
FIOCLR	Fast Port Output Clear register using FIOMASK. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.	WO	0	FIO0CLR - 0x2009 C01C FIO1CLR - 0x2009 C03C FIO2CLR - 0x2009 C05C FIO3CLR - 0x2009 C07C FIO4CLR - 0x2009 C09C

[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.

Table 106. Fast GPIO port output Set register (FIO0SET to FIO4SET - addresses 0x2009 C018 to 0x2009 C098) bit description

Bit	Symbol	Value	Description	Reset value
31:0	FIO0SET FIO1SET FIO2SET FIO3SET FIO4SET		Fast GPIO output value Set bits. Bit 0 in FIOxSET controls pin Px.0, bit 31 in FIOxSET controls pin Px.31.	0x0
		0	Controlled pin output is unchanged.	
		1	Controlled pin output is set to HIGH.	

Aside from the 32-bit long and word only accessible FIOxSET register, every fast GPIO port can also be controlled via several byte and half-word accessible registers listed in [Table 107](#), too. Next to providing the same functions as the FIOxSET register, these additional registers allow easier and faster access to the physical port pins.

Table 107. Fast GPIO port output Set byte and half-word accessible register description

Generic Register name	Description	Register length (bits) & access	Reset value	PORTn Register Address & Name
FIOxSET0	Fast GPIO Port x output Set register 0. Bit 0 in FIOxSET0 register corresponds to pin Px.0 ... bit 7 to pin Px.7.	8 (byte) R/W	0x00	FIO0SET0 - 0x2009 C018 FIO1SET0 - 0x2009 C038 FIO2SET0 - 0x2009 C058 FIO3SET0 - 0x2009 C078 FIO4SET0 - 0x2009 C098
FIOxSET1	Fast GPIO Port x output Set register 1. Bit 0 in FIOxSET1 register corresponds to pin Px.8 ... bit 7 to pin Px.15.	8 (byte) R/W	0x00	FIO0SET1 - 0x2009 C019 FIO1SET1 - 0x2009 C039 FIO2SET1 - 0x2009 C059 FIO3SET1 - 0x2009 C079 FIO4SET1 - 0x2009 C099
FIOxSET2	Fast GPIO Port x output Set register 2. Bit 0 in FIOxSET2 register corresponds to pin Px.16 ... bit 7 to pin Px.23.	8 (byte) R/W	0x00	FIO0SET2 - 0x2009 C01A FIO1SET2 - 0x2009 C03A FIO2SET2 - 0x2009 C05A FIO3SET2 - 0x2009 C07A FIO4SET2 - 0x2009 C09A
FIOxSET3	Fast GPIO Port x output Set register 3. Bit 0 in FIOxSET3 register corresponds to pin Px.24 ... bit 7 to pin Px.31.	8 (byte) R/W	0x00	FIO0SET3 - 0x2009 C01B FIO1SET3 - 0x2009 C03B FIO2SET3 - 0x2009 C05B FIO3SET3 - 0x2009 C07B FIO4SET3 - 0x2009 C09B
FIOxSETL	Fast GPIO Port x output Set Lower half-word register. Bit 0 in FIOxSETL register corresponds to pin Px.0 ... bit 15 to pin Px.15.	16 (half-word) R/W	0x0000	FIO0SETL - 0x2009 C018 FIO1SETL - 0x2009 C038 FIO2SETL - 0x2009 C058 FIO3SETL - 0x2009 C078 FIO4SETL - 0x2009 C098
FIOxSETU	Fast GPIO Port x output Set Upper half-word register. Bit 0 in FIOxSETU register corresponds to Px.16 ... bit 15 to Px.31.	16 (half-word) R/W	0x0000	FIO0SETU - 0x2009 C01A FIO1SETU - 0x2009 C03A FIO2SETU - 0x2009 C05A FIO3SETU - 0x2009 C07A FIO4SETU - 0x2009 C09A