

Search

Solver

Data Import/Export

Math and Data Types

► Diagnostics

Hardware Implementation

Model Referencing

Simulation Target

► Code Generation

► Coverage

▼ HDL Code Generation

Global Settings

Target and Optimizations

Test Bench

EDA Tool Scripts

Target

Generate HDL for: basic/HDL Subsystem

Language: Verilog

Folder: hdl\_prj/hdlsrc

Browse...

Code generation output

☒ Generate HDL code

☐ Generate validation model

Code generation report

☐ Generate traceability report

Traceability style: Line Level

☐ Generate resource utilization report

☐ Generate high-level timing critical path report

☐ Generate optimization report

☐ Generate model Web view

Restore Model Defaults

Run Compatibility Checker

Generate

OK

Cancel

Help

Apply

Search

- Solver
- Data Import/Export
- Math and Data Types
- ▶ Diagnostics
- Hardware Implementation
- Model Referencing
- Simulation Target
- ▶ Code Generation
- ▶ Coverage
- ▼ HDL Code Generation
  - Global Settings
  - Target and Optimizations
  - Test Bench
  - EDA Tool Scripts

### Clock settings

Reset type:	Asynchronous	Reset asserted level:	Active-high
Clock input port:	clk	Clock enable input port:	clk_enable
Reset input port:	reset	Clock inputs:	Single
Oversampling factor:	1	Clock edge:	Rising

### Additional settings

General Ports Coding style Coding standards Diagnostics Floating Point Target


Comment in header:	<empty>		
Verilog file extension:	.v	VHDL file extension:	.vhd
Entity conflict postfix:	_block	Package postfix:	_pkg
Reserved word postfix:	_rsvd	Split entity file postfix:	_entity
Clocked process postfix:	_process	Split arch file postfix:	_arch
Complex real part postfix:	_re	<input type="checkbox"/> Split entity and architecture	
Complex imaginary part postfix:	_im	VHDL architecture name:	rtl
		Module name prefix:	<empty>
Enable prefix:	enb	Timing controller postfix:	_tc
Pipeline postfix:	_pipe		
VHDL library name:	work		
<input type="checkbox"/> Generate VHDL code for model references into a single library			
Block generate label:	_gen	Output generate label:	outputgen
Instance generate label:	_gen	Vector prefix:	vector_of_
Instance prefix:	u_	Instance postfix:	<empty>
Prefix for the generated model name:	gm_	Map file postfix :	_map.txt



OK

Cancel

Help

Apply





## General Target Specification

## Implementation

Architecture Module

## Implementation Parameters

AdaptivePipelining inherit

BalanceDelays inherit

ClockRatePipelining inherit

ConstrainedOutputPipeline 0

DistributedPipelining off

DSPStyle none

FlattenHierarchy inherit

InputPipeline 0

OutputPipeline 0

SharingFactor 0


StreamingFactor 0


OK

Cancel

Help

Apply










vsi\_spwm

vsi\_spwm vsi\_spwm



Sample Time Legend

vsi\_spwm

Color	Annotation	Description	Value
<input type="radio"/>	D1	Discrete 1	83.3333e-009 (period)
<input type="radio"/>	D2	Discrete 2	333.3333e-009 (period)
<input type="radio"/>	D3	Discrete 3	1.0000e-006 (period)
<input type="radio"/>	Inf	Constant	Inf
<input type="radio"/>	H	Hybrid	N/A

☐ Show discrete value as 1/Period

Clear Highlighting Help Print