

## Low Level Tracing for Latency Analysis

From Baremetal to Hardware Tracing Blocks

Suchakrapani Datt Sharma & Thomas Bertauld

Oct 12, 2016

École Polytechnique de Montréal Laboratoire **DORSAL** 

## whoami

## Suchakra

- PhD student, Computer Engineering
   (Prof Michel Dagenais)
   DORSAL Lab, École Polytechnique de Montréal UdeM
- Works on debugging, tracing and trace aggregation (LTTng, eBPF), hardware tracing and VMs.
- Loves poutine, samosas and bikes



## whoami

## **Thomas**

- MSc student, Computer Engineering
   (Prof Michel Dagenais)
   DORSAL Lab, École Polytechnique de Montréal UdeM
- Worked on embedded systems tracing, baremetal systems, trace analysis and now in financial-tech domain
- Loves computer games



## Agenda

## Latency

- Introduction
- Tools and techniques

## **Hardware Tracing**

- Intel Processor Trace
- ARM CoreSight
- Hardware trace based analysis

## **Baremetal Tracing**


- Heterogeneous system challenges
- Low level traces with barectf




## Latency
































## Latency

## **Challenges in Measurement**

- May be non-deterministic, sporadic and may required long term continuous monitoring
- Measuring techniques may add latency to critical path
- Modern SoCs multiple processors, multiple architectures
- Sampling techniques have limited viability



## Ftrace

## **Ftrace**

## **Interesting Events**

```
do_IRQ()
events/irq/irq_handler_entry/enable
events/sched/sched_waking/enable
events/sched/sched_wakeup/enable
events/sched/sched_switch/enable
sys_exit
```

```
do_IRQ
irq_handler_entry
sched_waking
sched_wakeup
sched_switch
sys_exit
```



## irqsoff/preemptirqsoff Tracer

```
gnome-sh-4858
gnome-sh-4858
gnome-sh-4858
                                336us : gen8_emit_request <-__i915_add_request 337us : trace_hardirqs_on <-__i915_add_request
                       1d...
                       1d...
                                 341us : <stack trace>
                       1d...
 => gen8 emit request
 \Rightarrow i915 add request
 => 1915 gem execbuffer retire commands
 => intel execlists submission
 => i915 gem do execbuffer.isra.18
 => i915 gem execbuffer2
 => drm \(\overline{1}\)oct\(\overline{1}\)
 => vfs_ioctl
 \Rightarrow do \overline{v}fs ioctl
 => SyS ioctl
 => entry SYSCALL 64 fastpath
```

## **Ftrace**

## wakeup/wakeup-rt Tracer

```
<idle>-0 1dNs. 1us : 0:120:R + [001] 2312:100:R kworker/1:1H
<idle>-0 1dNs. 2us : ttwu_do_activate.constprop.70 <-try_to_wake_up
<idle>-0 1d... 10us : __schedule <-schedule
<idle>-0 1d... 10us : 0:120:R ==> [001] 2312:100:R kworker/1:1H
```





## **Latency Tracker**

- Many Analyses, single module
  - Wakeup Latency
  - Off-CPU latency
  - Syscall Latency
  - I/O Request Latency
- Views in Ftrace or LTTng

## eBPF, LatencyTop



## Perf sched

```
# perf sched record sleep 0.01
# perf sched latency
```

									-
Task	Runtime ms	Switches	Average	delay ms	Maximum	delay ms	Maximum c	lelay at	
kworker/u8:2:10930	0.161 ms	1	avg:	0.140 ms	max:	0.140 ms	max at: 1	136693.341916	- S
kworker/2:1:11382	0.058 ms	3	avg:	0.043 ms	max:	0.075 ms	max at: 1	136693.376069	S
rcu_sched:7	0.395 ms	8	avg:	0.041 ms	max:	0.155 ms	max at: 1	136693.283139	S
rcuos/2:25	0.183 ms	4	avg:	0.039 ms	max:	0.146 ms	1	136693.295139 s	
kworker/3:0:11129	0.052 ms	2	avg:	0.023 ms	max:	0.028 ms	•	136693.280035 s	
kworker/0:1:11383	0.061 ms	3	avg:	0.020 ms	max:	0.029 ms		136693.283007	
soffice.bin:29258	0.132 ms	1	avg:	0.012 ms	max:	0.012 ms	1	136693.298755	
nautilus:6071	0.048 ms	1	avg:	0.012 ms	max:	0.012 ms		136693.310336	
chrome: (3)	0.508 ms	4	avg:	0.011 ms	max:	0.012 ms	I	136693.316332	
SCTP timer:3265	0.324 ms	11	avg:	0.011 ms	max:	0.013 ms		136693.374016	
gmain:(2)	0.186 ms	2	avg:	0.010 ms	max:	0.011 ms	•	136693.278787	
sleep:11404	1.012 ms	2	avg:	0.009 ms	max:	0.012 ms	I	136693.375922	
kworker/u8:3:11157	0.012 ms	1	avg:	0.008 ms	max:	0.008 ms	1	136693.341930	
perf:11403	0.656 ms	1	avg:	0.007 ms	max:	0.007 ms	•	136693.376070	
rcuos/0:9	0.034 ms	2	avg:	0.006 ms	max:	0.009 ms	I	136693.277007	
irq/28-iwlwifi:695	0.000 ms	21	avg:	0.005 ms	max:	0.007 ms		136693.348238	
ips-monitor:671	0.020 ms	1	avg:	0.004 ms	max:	0.004 ms		136693.375995	
rcuos/3:32	0.015 ms	2	avg:	0.004 ms	max:	0.004 ms		136693.283155	
migration/3:28	0.000 ms	1	avg:	0.002 ms	max:	0.002 ms	max at: 1	136693.275081	S
TOTAL:	3.857 ms	71							-//

## **Latency Tracker**

- Many Analyses, single module
  - Wakeup Latency
  - Off-CPU latency
  - Syscall Latency
  - I/O Request Latency
- Views in Ftrace or LTTng

## eBPF, LatencyTop



- What happens **before** kernel receives an interrupt?
- Does a tracer affect the test system itself?
- What about regions in kernel that you can't trace?
- Can we observe the system without being in the critical path?




- What happens **before** kernel receives an interrupt?
- Does a tracer affect the test system itself?
- What about regions in kernel that you can't trace?
- Can we observe the system without being in the critical path?

Precise instruction and data flow straight from processor!



A trace buffer is a valuable debugging aid. It provides a history of your program's behavior by recording explanatory "action codes" whenever your program reaches certain key points in its execution (Reference 1). In some small µC-based

If your embedded system is too small provide even a trace buffer or a serial p debugging aids, you can use a variety o ware tricks to observe your program's




Courtesy, EDN; Apr 23, 1998; 43, 9; ProQuest pg. 163

## **Mainstream Adoption**

- ARM very early introduced EmbeddedICE
  - Direct access to the data and address bus of the CPU
  - External device controls through TAP (JTAG interfaced)
- ETM/PTM → CoreSight
- Intel starts with LBR support and moves on to BTS [8, 2]
- MIPS PDtrace





## **Typical Arrangement**

- Trace packets flow from 'processor' to on-chip buffer or external transport
- Traces in range of hundreds of Mbits/s to Gbits/s.
- Being quickly adopted in Linux (Perf/Coresight)
- Decoding performed 'offline' after trace recording
- Can be instruction or data flow

## **Architectures**

- ARM CoreSight (Program and Data Flow Trace) [1]
  - Stream trace to external transport or internal buffer
- Intel PT (Program Flow) [2, 3]
- MIPS PDTrace (Program and Data Flow)



# Intel Processor Trace

## **Background**

## **Intel LBR and BTS**

- LBR Last Branch Record
  - Save last n number of branches
  - LBR Stack MSRs based limited for comprehensive analysis
  - BTM messages can be sent on system bus
- BTS Branch Trace Store
  - When enabled, BTM can save data in BTS buffer, generate interrupt when full and save
  - 24 bytes per branch [FROM(64);TO(64);PREDICTED(1/64)]
  - Heavy penalty. Sometimes 40x overheads! [8]
  - Designed for debugging scenarios primarily


## **Intel Processor Trace**

- Control Flow Tracing
  - Record branches to deduce program flow
  - Configure MSRs, setup buffer & generate trace packets
  - Save Packets to buffer or send to 'transport layer'
- Trace Packets Overview
  - **PSB** (Packet Stream Boundary): Heartbeat, every 4K packets
  - **PIP** (Paging Information Packet): CR3 change
  - TSC, OVF (Overflow), CBR (Core:Bus) Packets
  - Control Flow
    - TNT (Taken Not-Taken), except unconditional
    - TIP (Target IP) at branches, FUP, MODE

## **Intel Processor Trace**

- Cycle Accurate Mode
  - CYC Packets: Cycle counter data to keep tab on instruction count, IPC, tracking wall-clock time
- Timing
  - MTC (Mini Timestamp Counter): More frequent, based on CTC (crystal clock counter) value (8 bit). Can be frequency adjusted. Used with TSC to get accurate timestamps for less cost. [TSC → TMA → MTC, MTC, MTC → TSC]
  - Decoder finds out accurate time offline through elaborate calculation (Refer Chapter 36, Intel Manual)

## **Using Intel PT**



Based on, Andi Kleen's Presentation (TracingSummit 2015)

## **Using Intel PT**

- Perf support
  - Perf driver configures and controls PT hardware
  - Generated trace data is dumped to an AUX buffer on top of Perf's buffer
  - Userspace Perf counterpart can decode the perf data
  - Accurate instruction profiling data
- GDB support
  - Accurate reverse debugging.
- Andi Kleen's simple-pt



## Hardware Trace Packets (Perf)

```
... Intel Processor Trace data: size 8544 bytes
           02 82 02 82 02 82 02 82 02 82 02 82 02 82 02 82 PSB
00000000:
0000010:
           00 00 00 00 00 00
                                                            PAD
00000016: 19 ba 39 4d 7b 89 5e 04
                                                            TSC 0x45e897b4d39ba
           00 00 00 00 00 00 00 00
0000001e:
                                                            PAD
00000026:
           02 73 57 64 00 1c 00 00
                                                            TMA CTC 0x6457 FC 0x1c
0000002e:
           00 00
                                                            PAD
00000030:
           02 03 27 00
                                                            CBR 0x27
           02 23
00000034:
                                                            PSBEND
00000036:
           59 8b
                                                            MTC 0x8b
00000038:
           59 8c
                                                            MTC 0x8c
00000304:
           f8
                                                            TNT TTTTNN (6)
00000305:
           06 00 00
                                                            TNT T (1)
00000308:
           4d e0 3c 6d 9c
                                                            TIP 0x9c6d3ce0
0000030d:
           1c 00 00
                                                            TNT TTN (3)
           2d f0 3c
00000310:
                                                            TIP 0x3cf0
00000313:
           06
                                                            TNT T (1)
00000314:
           59 2e
                                                            MTC 0x2e
                                                            TNT NNTNTN (6)
00000316:
           94
                                                            TNT NTNTNN (6)
00000317:
           a8
00000318:
           a6
                                                            TNT NTNNTT (6)
                                                                               35
```

## **Timing**

```
... Intel Processor Trace data: size 8544 bytes
00000000:
           02 82 02 82 02 82 02 82 02 82 02 82 02 82 02 82 PSB
0000010:
           00 00 00 00 00 00
                                                             PAD
00000016: 19 ba 39 4d 7b 89 5e 04
                                                             TSC 0x45e897b4d39ba
           00 00 00 00 00 00 00 00
0000001e:
                                                            PAD
00000026:
           02 73 57 64 00 1c 00 00
                                                             TMA CTC 0x6457 FC 0x1c
0000002e:
           00 00
                                                             PAD
00000030:
           02 03 27 00
                                                             CBR 0x27
00000034:
           02 23
                                                            PSBEND
           59 8b
00000036:
                                                            MTC 0x8b
00000038:
           59 8c
                                                            MTC 0x8c
00000304:
           f8
                                                             TNT TTTTNN (6)
           06 00 00
                                                             TNT T (1)
00000305:
00000308:
           4d e0 3c 6d 9c
                                                             TIP 0x9c6d3ce0
0000030d:
           1c 00 00
                                                             TNT TTN (3)
           2d f0 3c
00000310:
                                                             TIP 0x3cf0
00000313:
           06
                                                             TNT T (1)
           59 2e
00000314:
                                                            MTC 0x2e
00000316:
           94
                                                             TNT NNTNTN (6)
00000317:
                                                             TNT NTNTNN (6)
           a8
00000318:
           a6
                                                             TNT NTNNTT (6)
                                                                               36
```

#### **Conditional Branches**

```
... Intel Processor Trace data: size 8544 bytes
            02 82 02 82 02 82 02 82 02 82 02 82 02 82 02 82 PSB
00000000:
0000010:
           00 00 00 00 00 00
                                                            PAD
00000016: 19 ba 39 4d 7b 89 5e 04
                                                            TSC 0x45e897b4d39ba
           00 00 00 00 00 00 00 00
0000001e:
                                                            PAD
00000026:
            02 73 57 64 00 1c 00 00
                                                            TMA CTC 0x6457 FC 0x1c
0000002e:
            00 00
                                                            PAD
           02 03 27 00
00000030:
                                                            CBR 0x27
           02 23
00000034:
                                                            PSBEND
00000036:
           59 8b
                                                            MTC 0x8b
00000038:
           59 8c
                                                            MTC 0x8c
00000304:
           f8
                                                            TNT TTTTNN (6)
00000305: 06 00 00
                                                            TNT T (1)
           4d e0 3c 6d 9c
00000308:
                                                            TIP 0x9c6d3ce0
0000030d:
           1c 00 00
                                                            TNT TTN (3)
            2d f0 3c
00000310:
                                                            TIP 0x3cf0
00000313:
            06
                                                            TNT T (1)
                                                            MTC 0x2e
00000314:
            59 2e
           94
00000316:
                                                            TNT NNTNTN
                                                                       (6)
00000317:
            a8
                                                            TNT NTNTNN
                                                                        (6)
00000318:
            a6
                                                            TNT NTNNTT
                                                                       (6)
```

#### **Indirect Branches**

```
... Intel Processor Trace data: size 8544 bytes
           02 82 02 82 02 82 02 82 02 82 02 82 02 82 02 82 PSB
00000000:
0000010:
           00 00 00 00 00 00
                                                            PAD
00000016: 19 ba 39 4d 7b 89 5e 04
                                                            TSC 0x45e897b4d39ba
           00 00 00 00 00 00 00 00
0000001e:
                                                            PAD
00000026:
           02 73 57 64 00 1c 00 00
                                                            TMA CTC 0x6457 FC 0x1c
0000002e:
           00 00
                                                            PAD
           02 03 27 00
00000030:
                                                            CBR 0x27
           02 23
00000034:
                                                            PSBEND
00000036:
           59 8b
                                                            MTC 0x8b
00000038:
           59 8c
                                                            MTC 0x8c
00000304:
           f8
                                                            TNT TTTTNN (6)
00000305: 06 00 00
                                                            TNT T (1)
           4d e0 3c 6d 9c
00000308:
                                                            TIP 0x9c6d3ce0
0000030d:
           1c 00 00
                                                            TNT TTN (3)
           2d f0 3c
00000310:
                                                            TIP 0x3cf0
00000313:
           06
                                                            TNT T (1)
                                                            MTC 0x2e
00000314:
           59 2e
                                                            TNT NNTNTN (6)
00000316:
           94
                                                            TNT NTNTNN (6)
00000317:
           a8
00000318:
           a6
                                                            TNT NTNNTT (6)
                                                                              38
```

#### **Program Control Flow (simple-pt)**

```
826.329
          [+0.019]
                                        intmod ioctl+88
                         [+
                              7 ]
                                        intmod ioctl+148 -> trace hardings off
                         [+
                              7]
                                        intmod ioctl+290 -> trace hardings on
                              3 ]
                         [+
826.490
          [+0.161]
                                            trace hardings on+27
                              5]
                         [+
                                        intmod ioctl+184 -> trace hardings off
                         [+
                             8 ]
                                        intmod ioctl+193 -> ndelay
                         [+ 2]
826.503
                                              ndelay+38 -> delay tsc
          [+0.013]
                             10]
                                                delay tsc+24 -> preempt count add
                             10]
                                                     preempt count add+27
826.507
          [+0.0031]
                         [+
                              91
826.559
          [800.0+]
                                                delay tsc+157
                              3]
                                        intmod ioctl+198 -> trace hardings on
                              1]
                                        intmod ioctl+118
826.573
          [+0.014]
                              71
```

# **Intel PT Benchmarks**

#### **Synthetic Tests**

- Test Setup
  - Skylake i5 6600K (3.9Ghz), controlled with simple-pt
  - 2MB trace buffer
  - MTC threshold (TSC update) every 512 cycles (accuracy)
  - PSB packet every 2K bytes (better decoder sync and recovery)
- Wide range of experiments
  - Image processing to arithmetic intensive tests
  - Mainly memory overhead as PT hardware is 'in parallel'
  - Overhead of V8 test

# **Intel PT Benchmarks**

#### **Synthetic Tests**

Benchmark	Overhead (%)	Overhead V8 (%)
TailFact	22.91	-
ParseInt	9.65	10.36
Fib	5.86	5.80
RandMatStat	2.58	20.00
Canny_NoOptimize	2.55	-
PiSum	2.47	6.20
Canny_Optimize	2.34	-
Sort	1.05	6.06
RandMatMul	0.83	11.08


Lots of TIP

packets

DGEMM using Intel AVX

#### **Tracing the Tracers (Syscall Latency)**


• Targeted snapshot of callstacks - mmap() example





# **Timing Granularity**

 Can vary from milliseconds (highly coarse) to around 14ns (CYC mode)

#### **VM Analysis**







# CoreSight

#### **ARM CoreSight**


- Collection of trace hardware blocks for ARM
- Advancements from ETMv1, v3 and PFT → ETMv4 [4]
- Program Flow Trace and Data Trace
  - PE → Trace Router → System Bus → System RAM
  - PE → Trace FIFO → TPIU → External Hardware
  - Can be configured as desired on silicon [9]
- Maturing Linux Kernel and vendor support for multiple chips



#### ETMv4

- Major revision [4], highly configurable
  - Insn only for A family. Data+Insn only for M and R family
    - P0 (Insn), P1 and P2 (Data) elements, Other elements
    - **P0**: Atom elements (E/N), Q elements (cycle count)
    - **P0**: Branch, Synchronization, Exceptions, TimeStamp, Conditional (C), Result (R), Mispredict etc.
- Decoding same way as libipt (Intel PT decoder lib)
- Trace Control with CSAL as in HAT [10] or now, Perf!
  - Expose configuration registers by mmaping them
  - Trace start and stop. Decoding with OpenCSD

#### **SoC View**




#### **SoC View Kernel View** DS-5 Device Tree ARM CoreSight Driver Core l Wire Output Configure Sink/Source Trace Bus (ATB) Replicator Trace Start/Stop bit DAP --- Debug Bus (APB) JTAG Embedded Encoded Trace Trace Buffer Trace Port ETR Interface Unit

Courtesy, ARM


#### **Experiments with Cortex-A53 (ARMv8)**

- Qualcomm Snapdragon 410 platform
- Configure ETM as source and ETF as sink with CS driver




- Linaro's kernel, regular upstream in progress
- Decoding
  - ptm2human [5] decodes ETMv4 packets but is not as mature as other alternatives. Not recommended
  - **OpenCSD** (https://github.com/Linaro/OpenCSD/tree/arm-dev) provides ETMv4 debugging. Perf integration is underway.


# Baremetal Tracing













# Heterogeneous System

#### TI Keystone 2

- 66AK2H12 SoC
- 4 x ARM Cortex A15 core
- 8 x C66 CorePacs DSP
  - Real-time micro-kernel SYS/BIOS
  - Inter-core communication with an API
- 2GB DDR RAM
- 6MB Shared Memory
- All the latest and cool peripheral controllers



- How can we approach tracing such heterogeneous systems?
- Is it possible to gather traces from multiple cores?
- How would we synchronize such traces and view them?



There is a solution...




There is a solution...






# **BareCTF**

#### Workflow



# **BareCTF**


#### Workflow



#### **Platform Implementation**


```
/* Instantiates the tracing context and initializes every structure
needed to take care of the recorded events and stored packets.*/
int8 t barectf init(void);
/* Returns the tracing context.*/
barectf ctx t *barectf get ctx(void);
/* Specifies the way to access 64bits timestamps on the targeted
device.*/
uint64 t barectf get clock(void *ctx);
/* Initializes (if needed) the counter used to get timestamps.*/
void barectf init clock(void *ctx);
/* Opens a new packet containing recorded events.*/
void barectf open packet(void *ctx);
/* Takes care of a full packet. The packet can be sent to the host, put
in another memory location, discarded... */
void barectf_close packet(void *ctx);
/* Finalizes the tracing session.*/
int8 t barectf close(void);
```

#### Workflow





#### **Synchronization**


- Master can interrupt a Slave processor [MessageQ]
- Shared memory between Master or Slave





# **Sobel's Filter for Edge Detection**
























# **Detecting Unwanted Latency**



# **Detecting Unwanted Latency**



# The Future

#### **Hardware Tracing**

- Perf is emerging as a standard way to use hardware tracing
- Accurate instruction profiling
- Applications in security, performance, dynamic code analysis
- Trace Viewing integration with TraceCompass

#### **Baremetal Tracing**

- Moving towards standardization
  - HSA standards specify Performance Counter APIs
  - Dedicated APIs for trace gathering as well
- Better Trace Viewing and Analysis



#### References

- [1] Debug and Trace for Multicore SoCs, ARM Whitepaper, 2008
- [2] Intel 64 and IA-32 Architecture Software Developer Manual
- [3] Adding processor Trace Support to Linux [LWN] http://lwn.net/Articles/648154/
- [4] ARM® Embedded Trace Macrocell Architecture Specification (ETMv4.0 to ETMv4.2)
- [5] ptm2human: https://github.com/hwangcc23/ptm2human
- [6] Venkitaraman R, Gupta G, Static Program Analysis of Embedded Executable Assembly Code, ACM CASES 2004
- [7] Debugging embedded systems: using hardware tricks to trace program flow, EDN, 1998, ProQuest pp163
- [8] Exploiting Hardware Advances for Software Testing and Debugging, ICSE'11, ACM
- [9] CoreSight Trace Memory Controller Technical Reference Manual
- [10] Vittuci C, Larsson A, *HAT, Hardware Assisted Trace: Performance Oriented Trace & Debug System,* ICSSEA 2015.



#### References

- HSA Foundation Standards: http://www.hsafoundation.com/standards/
- OpenCSD: https://github.com/Linaro/OpenCSD
- CoreSight, Perf and the OpenCSD Library: http://www.linaro.org/blog/coredump/coresight-perf-and-the-opencsd-library/
- barectf 2: Continuous Bare-Metal Tracing on the Parallella Board:
   http://lttng.org/blog/2015/07/21/barectf-2/

All the text and images in this presentation drawn by the authors are released under CC-BY-SA. Images not drawn by authors have been attributed on slides. Glyph and Icons have been used from **Ion Icons** and **Font Awesome** which are MIT and GPL licensed.



# **Acknowledgments**

Thanks to EfficiOS, Ericsson Montréal and DORSAL Lab, Polytechnique Montreal for the awesome work on LTTng/UST, TraceCompass and BareCTF. Thanks to DiaMon Workgroup for this opportunity to present.



# **Questions?**

suchakrapani.sharma@polymtl.ca thomas.bertauld@gmail.com

> @tuxology http://suchakra.in

