

Securing the New Golden Age of Computer Architecture

Ted Speers, Head Of Product Arch & Planning

March 13, 2019



About Microchip FPGAs



Number One from Low Earth Orbit to Beyond Pluto





Legacy RT FPGAs


Pluto Images 2015

Pluto New Horizons

RTSX32SU, RTSX72SU











Number One Above 30000 Feet



Airbus A380

- · APA, A500K, SX-A, AX FPGAs
- Flight computers, cockpit displays, engine controls, pow er distribution, . . .



Boeing 787 Dreamliner

- APA, A3P, AX FPGAs
- Flight computers, cockpit displays, engine controls, braking, pow er distribution, cabin pressure, flight surface actuation . . .



Boeing 777-300ER

- A3P, Igloo2 FPGAs
- Flight computers, power distribution, engine controls, electronic control networks, flight surface actuation. . .




Airbus A350 XWB

- APA, A3P FPGAs
- Flight computers, cockpit displays, braking, engine controls, pow er distribution, cabin pressure, flight surface actuation . . .



Comprehensive Womb-to-Tomb Security Architecture





Award Winning PolarFire FPGA as an SoC platform

Lowest Power

Low static power technology Power optimized transceivers Up to 50% lower than SRAM FPGAs

Proven Security

Defense-grade security
DPA safe Crypto coprocessor
Built-in anti-tamper

Exceptional Reliability

SEU immune configuration Block RAM with ECC Extended temperatures



10G Bridging & Aggregation



Video & Image Processing



Portable Equipment







Signal Processing



Control Plane



Hardware Acceleration



Low Power Optics




Who joins the RISC-V Foundation?













Micron




















Academia & Research

















The New Golden Age of Computer Architecture



2017 Turing Award Lecture

A New Golden Age for Computer Architecture:

Domain-Specific Hardware/Software Co-Design,

Enhanced Security Open Instruction Sets, and Agile Chip Development

John Hennessy and David Patterson Stanford and UC Berkeley June 4, 2018

https://www.youtube.com/watch?v=3LVeEjsn8Ts

1




Building a secure world from the ground up



MICROCHIP Activity of Note: Formal Spec

What is an ISA Formal Spec?




English-language text specs, and instruction-set simulators (like Spike, riscvOVPSim, Qemu, Cissr, etc.) can be regarded as specs, but they typically do not meet many of these goals.

4 .



Activity of Note: Formal Spec

Of What Use is an ISA Formal Spec? Major use case: Compliance Testing



MICROCHIP Activity of Note: Formal Spec

There are six efforts within TG Formal ISA, all guite advanced

(in free and open source repositories)

- riscv-semantics: Adam Chlipala group at MIT
 - In Haskell, connecting to Coq formal tools in particular.

https://github.com/mit-plv/riscv-semantics

- SAIL-RISCV: Prashanth Mundkur and Peter Sewell group at U. Cambridge and SRI International
 - In SAIL DSL (domain specific language), which has also been used to model production ARMv8 (and others)
 - Has most experience in addressing concurrency.

https://github.com/rems-project/sail-riscv

- riscy-formal: Clifford Wolf
 - In Verilog

https://github.com/cliffordwolf/riscv-formal

- GRIFT: ("Galois RISC-V ISA Formal Tools") Ben Selfridge group at Galois
 - In Haskell

https://github.com/GaloisInc/grift

- Kami: Murali Vijayaraghavan group at SiFive
 - In "Kami", a DSL in Cog for HW description.

(hoping to publish soon)

- Forvis: ("Formal RISC-V ISA spec") Rishiyur Nikhil et. al. at Bluespec
 - In "Extremely Elementary" Haskell for extreme readability.

https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec1



RISC-V Members Through a Security Filter






Activity of Note: Security Standing Committee

Security Steering Committee Main Goals

- Promote RISC-V as an ideal vehicle for the security community
- Liaise with other internal RISC-V committees and with external security committees
- Create an information repository on new attack trends, threats and countermeasures
- Identify top 10 open challenges in security for the RISC-V community to address
- Propose security committees (Marketing or Technical) to tackle specific security topics
- Recruit security talent to the RISC-V ecosystem (e.g., into committees)
- Develop consensus around best security practices for IoT devices and embedded systems





Speaker Program: Gernot Heiser, Data61






Timing Channels







Mitigating Timing Attacks





New Hardware-Software Contract!

Need New Hardware-Software Contract!





- The ISA is a purely functional contract
 - sufficient to ensure functional correctness
 - abstracts away time
 - insufficient for ensuring either timing safety or security
- For security need an abstraction of microarchitectural state
 - essential for letting OS provide time protection

Remember: Timing channels can be closed iff all shared hardware state can be partitioned or flushed



Augmented ISA

New Hardware-Software Contract: AISA




Augmented ISA must provide abstractions that support time protection:

- 1. Identify partitionable state and how to partition
 - Generally physically-addressed caches, memory interfaces
 - Mostly there, just make it part of the contract
- 2. Identify existence of non-partitionable state and how it can be flushed
 - Can probably lump all on-core state into single abstraction
 - A single flush-on-core-state operation may be sufficient



Putting it all Together: The RISC-V Security Stack





Start creating a secure future today with Microchip and RISC-V



PolarFire SoC RISC-V-based SoC FPGA

Freedom to Innovate in


Linux and Real-Time

High-Reliability Safety Critical Systems

Thermal and Power Constrained

Systems

Securely Connected IoT Systems











Secure Boot



- Guards against sophisticated methods of attack whereby a malicious external agent tampers with the boot image stored in bootflash (e.g Linux FSBL)
- Authenticates the image in bootflash before transferring execution control to the OS boot loader pointed to by reset vector
- FPGA system controller (root of trust) manages the authentication process and certifies boot image using crypto functionality built into the FPGA backbone
 - Push "zero state boot loader" (ZSBL) upon detecting HW reset.
 - Release monitor core from reset and executes authentication on FSBL image pointed to by reset vector.
 - If authentication is successful, transfer execution control back to FSBL, otherwise abort.



Authentication Framework





Value	Description
IMAGE_ADDR	Address of FSBL in SOC Memory map
IMAGE_LEN	Size of FSBL in Bytes
BOOT_VEC ₀	Boot Vector in FSBL Monitor Core
BOOT_VEC ₁₋₄	Boot Vectors for User Cores
Н	FSBL Image Hash (SHA512-256)
CODESIG	SBIC Digital Signature (ECDSA)

- ZSBL bootloader authenticates FSBL image in bootflash which contains:
 - Actual FSBL image
 - SBIC data structure generated during bootflash programming and stored @ SBIC ADDR
- Authenticity of SBIC is verified by FPGA system controller using ECDSA:
 - UCSQ is a public key programmed on the device by the user
 - Corresponds to UCSK private key used to sign the SBIC during programming






Freedom to Begin Hardware Development

PolarFire SoC Embedded Experts Development Platform





Freedom to Start Software Development





- Free Rapid Software Development and Debug Capabilities without Hardware
- Complete PolarFire SoC Processor
- Subsystem Model





Building Out the Mi-V RISC-V Ecosystem













































Where IDMs have Fabs





Where foundries have their fabs





Thank You