

Ch. 7 Basic PLL Architectures

PD (7.1)

$$\overline{V_{out}} = K_{PD} \cdot \phi$$


$$\text{XOR Gate: } K_{PD} = \frac{V_o}{\pi}, \text{ Mixer: } \overline{V_{out}}(t) = \frac{kV_o}{2} \cos \phi$$

PLL Analysis (7.3)

$$\phi = \int \omega dt = \int \omega_o + K_{VCO} V_{cont} dt = \omega_o t + K_{VCO} \int V_{cont} dt$$

$$\text{For Lock: } \frac{d\phi_{out}}{dt} - \frac{d\phi_{in}}{dt} = 0 \Rightarrow f_{out} = f_{in}$$

* Static Phase Offset For $\omega_{out} = \omega_{in}$, $V_{cont} \neq 0 \Rightarrow \Delta\phi \neq 0$



⇒ Reduced by $K_{VCO} \uparrow$

* Frequency Multiplication

$$\text{For } \Delta\phi = \text{const}, f_{REF} = f_B = \frac{f_{out}}{M} \Rightarrow f_{out} = M \times f_{REF}$$




* Acquisition

⇒ PLL needs time to make $f_{out} = f_{in}$

⇒ Both frequency & phase acquisition are required

Transfer Function






$$A(s) \equiv \frac{\phi_{out}}{\phi_{er}} = K_{PD} \cdot \frac{1}{1 + \frac{s}{\omega_{LPF}}} \cdot \frac{K_{VCO}}{s}, \quad H(s) \equiv \frac{\phi_{out}}{\phi_{in}} = \frac{K_{PD} K_{VCO} \omega_{LPF}}{s^2 + \underbrace{\omega_{LPF}}_{\omega_n \zeta} s + \underbrace{K_{PD} K_{VCO}}_{\omega_n^2}}$$

$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}, \quad \omega_n = \sqrt{K_{PD} K_{VCO} \omega_{LPF}}$$

Tradeoffs:
 ① PD Makes Noise $\Rightarrow \omega_{LPF} \downarrow \Rightarrow \zeta \downarrow \Rightarrow \text{Stability} \downarrow$
 ② VCO creates static $\phi_{er} \Rightarrow K_{PD} \uparrow \Rightarrow \zeta \downarrow \Rightarrow \text{Stability} \downarrow$

PFD (7.4)

Acquisition: (PFD vs. PD)




PD ⇒ Useless

Same output as $\Delta\phi = \frac{\pi}{2}$ (Constant)

CPPLL (7.5)

I_{cp} : $\frac{dV_{cont}}{dt} = \frac{I_p}{C_1}$
 $\frac{\Delta V_{cont}}{\Delta t} = \frac{I_p}{C_1} \cdot \frac{\Delta\phi}{2\pi}$



⇒ No static phase error ($\because \Delta\phi \rightarrow I_{cp} \neq 0 \rightarrow V_{cont} \uparrow \rightarrow \omega \uparrow \rightarrow \omega_{in} \neq \omega_{out}$)

* Transfer Function

$$\frac{V_{cont}}{\Delta\phi}(s) = \frac{I_p}{2\pi C_1 s} \xRightarrow{I_{cp} = C \frac{dV}{dt}} \frac{I_{cp}}{\Delta\phi}(s) = \frac{I_p}{2\pi} \quad (\text{Integrator} \Rightarrow \text{Type-II PLL})$$

$$A(s) = \frac{I_p}{2\pi C_1 s} \cdot \frac{K_{vco}}{s} \Rightarrow H(s) = \frac{I_p K_{vco}}{2\pi C_1 s^2 + I_p K_{vco}}$$

$\angle A(s) = -180^\circ \Rightarrow \text{Unstable}$ $\zeta = 0 \Rightarrow \text{Unstable}$

⇒ Add open-loop zero: $\frac{1}{T} C_1 \Rightarrow \frac{\zeta R_1}{T} C_1$

Stability Jump:

$$H(s) = \frac{\frac{I_p K_{vco}}{2\pi C_1} (R_1 C_1 s + 1)}{s^2 + \frac{I_p}{2\pi} K_{vco} R_1 s + \frac{I_p K_{vco}}{2\pi C_1}}$$

ω_n^2 ω_n

$$\omega_n = \sqrt{\frac{I_p K_{vco}}{2\pi C_1}} \quad \zeta = \frac{R_1}{2} \sqrt{\frac{I_p K_{vco} C_1}{2\pi}}, \quad \omega_z = -\frac{1}{R_1 C_1}$$

No more tradeoff

* Added C_2 on CPPLL ($C_2 \ll C_1$)

Peak-to-Peak Ripple: $\frac{I_p}{C_2} T_{sk}$

* CP Topologies

⇒ Source-Switched: Clock Feedthrough ↓, Rout ↑ ($R_{sat} > R_{triode}$)

⇒ Gate-Switched: Larger Voltage Swing

Ch.8 PLL Design Considerations


Bandwidth (8.1)

$$A(s) = \frac{2\omega_n \zeta s + \omega_n^2}{s^2} \Rightarrow H(s) = \frac{2\omega_n \zeta s + \omega_n^2}{s^2 + 2\omega_n \zeta s + \omega_n^2} \Rightarrow \omega_{1,2} = (-\zeta \pm \sqrt{\zeta^2 - 1}) \omega_n$$

For $\zeta^2 \gg 1$: $\omega_{p1} = -\frac{\omega_n}{2\zeta} = -\frac{1}{R_1 C_1}$, $\omega_{p2} = -2\zeta \omega_n = -\frac{R_1 I_p K_{VCO}}{2\pi}$, $\omega_z = -\frac{\omega_n}{2\zeta} = -\frac{1}{R_1 C_1}$

$$\omega_{-3dB} = 2\zeta \omega_n = \omega_{p2} \Rightarrow \omega_{p1} = \omega_z \Rightarrow \text{Cancel}, \omega_{-3dB} = \omega_n \Rightarrow \text{One Pole}$$


$$\omega_u = 2\zeta \omega_n = \omega_{-3dB}$$



* Noise Suppression Noise: VCO > CP > PFD > divider

$$\frac{\phi_{out, new}}{\phi_n}(s) = \frac{s^2}{s^2 + 2\zeta \omega_n s + \omega_n^2}, \omega_{HP} = [2\zeta^2 - 1 + \sqrt{4\zeta^4 - 4\zeta^2 + 1}] \omega_n$$


For $2\zeta^2 \gg 1$: $\omega_{HP} = 2\zeta \omega_n = \omega_u = \omega_{-3dB}$



* Limitations of CT Approximation

 \neq  \Rightarrow Bigger C: Slower Ramp \Rightarrow $DT \approx CT$


Charge Pump Issues (8.3)


Skew:  delay \Rightarrow still has skew due to temperature/corner issues

Voltage Compliance: Input Voltage Range of VCO

Trade-off

Channel Length Modulation: V_{cont} Swing $\Rightarrow I_1 \neq I_2$

\hookrightarrow Use long transistors for  $\Rightarrow V_A \uparrow$



Random Mismatches: Enlarge CP transistors

$$\text{Clock Feedthrough: } |\Delta V_{cont}| = |V_{DD} \frac{C_{G03} - C_{G04}}{C_2 + C_{G03} + C_{G04}}| \Rightarrow \text{big transistors } \times$$




$$\text{Charge Injection: } Q_{injection} = WL C_{ox} (V_{GS} - V_{TH})$$

\hookrightarrow Increase C_1 to smoothen the ripples


$$\text{Effect of } R_{out}: R_{eq} = R_{out} \frac{T_{ref}}{T_{res}} \Rightarrow \text{pole: } \left[R_{eq} \parallel \left(\frac{R_1}{C_1} \right) \right] \Rightarrow Z = (R_1 + R_{eq}) C_1$$

$$\text{Leakage Current: Causes } V_{cont} \rightarrow V_{cont} - \frac{I_{leak}}{C_1} T_{ref} \Rightarrow \text{Phase offset } \frac{I_{leak}}{I_p} T_{ref}$$

Improved charge Pumps (8.4)



* Sampling loop filter



=> S_1 suffers from clock feedthrough


* Cap leakage => thick-oxide or metal Caps

Filter Capacitor Reduction (8.8)

For $I_{p1} = \alpha I_{p2}$, $C_1 \rightarrow \frac{1}{\alpha-1}$ Stabilizing jump is still $I_p R_1$

↳ Suffers from two noise currents in CP1 and CP2

Phase Noise (8.10)



* $\phi_{n,ia}$: $\frac{\phi_{out}}{\phi_{in}}$ \Rightarrow shaped by the HSI of PLL $\Rightarrow \sigma_{t,rms} = \frac{1}{2\pi} \sqrt{K_M^2 S_{\phi,ia} f_{3dB}} \cdot T_{out}$

* $\phi_{n,vco}$: $S_{\phi,vco}(\omega) = \frac{\alpha}{\omega^3} + \frac{\beta}{\omega^2}$, $\left| \frac{\phi_{out}}{\phi_{n,vco}} \right|^2 = \frac{\omega^4}{(\omega_n^2 \omega^2)^2 + 4\beta \omega_n^2 \omega^2}$

$\Rightarrow S_{\phi,n}(\omega) = S_{\phi,vco}(\omega) \cdot \left| \frac{\phi_{out}}{\phi_{n,vco}} \right|^2 \Rightarrow \sim \frac{\alpha \omega}{\omega_n^4} (\omega \ll \omega_c = \frac{\alpha}{\beta})$, $\sim \frac{\beta}{\omega^2} (\omega \gg \omega_c)$

↳ Trade off: $S_{\phi} \downarrow \Rightarrow \omega_n \uparrow \Rightarrow C \downarrow \Rightarrow$ Ripple \uparrow

Caused by HP response of $\phi_{n,vco}$

Caused by VCO $T(s)$

↳ Integration of $S_{\phi,n} \Rightarrow \phi_{out,rms} = 4\pi f_{BW} \Rightarrow$ Optimize $S_{\phi,ia} + S_{\phi,vco} \Rightarrow f_{BW} = \sqrt{\frac{4\beta}{2\pi S_0}}$

* $\phi_{n,cp}$: For $|s|$ small, $S_{\phi,white} = 2\bar{I}_{in} \times \frac{T_{res}}{T_{in}} \times \frac{4\pi^2 M^2}{I_p^2}$, $S_{\phi,LF} = 2\bar{I}_{in}^2 \times \frac{T_{res}}{T_{in}} \times \frac{4\pi^2 M^2}{I_p}$

* $\phi_{n,LF}$: $S_{\phi,p} = \frac{16kT\pi^2 M^2}{R_1 I_p^2}$

* $\phi_{n,supply}$: $\left| \frac{\phi_{out}}{V_n} \right| = \frac{K_{VDD}}{S_{22} S_{21} S_{23} S_{24}} \Rightarrow \left| \frac{\phi_{out}}{V_n} \right|_{max} = \frac{K_{VDD}}{2\beta \omega_n} \uparrow$