
## Lab 10 report

## **Coverage closure report:**


Functional coverage is 100% for both TX and RX interface

Initially 100% coverage was not achieved, in order to hit 100% coverage additional testcases were written. It can be seen that all possible values for the fields of packet like VC, tx\_outport\_req, length and dest\_port are being covered.



## **Code coverage:**


From the below screenshot, it can be seen that the code coverage is above 95% for block, toggle, expression, and FSM.




# **Bug report:**


Additional tests were included to identify the bug. The htax\_random\_test file contains the testcases that were used to identify the bug in the design. In this, we generate packets to all the 4 ports parallel using fork-join. Additional constraints were written such that all dest\_ports are also covered. Also, packet length and delay has to be kept constant for all 4 packets to hit this bug.

Testcases for TX and RX interface in Vmanager:





In the above figure, only the testcase that contains the bug tests fails.




The test that includes the testcases for finding the bug has been called 15 times. So these tests 15 fails and other tests pass.

The above test is executed using the irun command and the assertion fails.

### Bug in the code:

When packets are generated in all ports the eot\_in become 1. The complement of it produces a 0 and thus the AND with it makes eot always 0.

#### Waveform with eot not asserted:



From the above waveform, it is clear that the rx\_eot signal is not asserted for any packet that is transmitted. But, it is supposed to be asserted when the final packet is transmitted for each transaction. Tracing this bug in the design, it was found that a NOT of bitwise AND was performed on eot\_in.

Due to this, whenever all the ports are accessed, all the bits become high and the bitwise AND becomes 1. Hence, a complement of this will give a 0. So the EOT signal is 0 at all times.

To fix this, we can remove the bitwise AND part and this fixes the bug.

Fixed code:


After fixing the code the UVM fatal does not occur:

```
Number of demoted UVM_FATAL reports : 0
Number of demoted UVM_ERROR reports : 0
Number of demoted UVM_WARNING reports : 0
Number of caught UVM_FATAL reports : 0
Number of caught UVM_ERROR reports : 0
Number of caught UVM_WARNING reports : 0
Number of caught UVM_WARNING reports : 0
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 136
UVM_WARNING : 0
UVM_ERROR : 0
UVM_FATAL : 0

** Report counts by id
```

EOT gets asserted in the waveform after fixing the bug:



#### Testcases added:

```
endrunction: new
task body();
      repeat(5) begin
      delay = $urandom_range(1,20);
    `uvm_do_on_with(req, p_sequencer.htax_seqr[0], { req.delay==delay;} )
                       //USE `uvm do_on_with to add constraints on req
  end
task body();
             // Exectuing 10 TXNs on ports {0,1,2,3} randomly
     repeat(5) begin
     `uvm_do_on_with(req, p_sequencer.htax_seqr[0], { req.dest_port == 0;} )
      `uvm_do_on_with(req, p_sequencer.htax_seqr[0], { req.dest_port == 1;} )
      `uvm_do_on_with(req, p_sequencer.htax_seqr[0], { req.dest_port == 2;} )
      `uvm_do_on_with(req, p_sequencer.htax_seqr[0], { req.dest_port == 3;} )
                     //USE `uvm do on with to add constraints on req
  end
endtask : body
```

### Adding testcases in vsif file:

```
-- Add your tests here ------
test test7 {
          run_script: "cd $ENV(PWD); irun -f run_vm.f +UVM_TESTNAME=htax_random_test -define TEST7";
          scan_script: "vm_scan.pl ius.flt shell.flt";
     };
test test8 {
          run script: "cd $ENV(PWD) ; irun -f run vm.f +UVM TESTNAME=htax random test2 -define TEST8" ;
          scan_script: "vm_scan.pl ius.flt shell.flt";
     };
test test9 {
          run_script: "cd $ENV(PWD) ; irun -f run_vm.f +UVM_TESTNAME=htax_random_test3 -define TEST9" ;
          scan_script: "vm_scan.pl ius.flt shell.flt";
          count : 10;
     };
test test10 {
          run_script: "cd $ENV(PWD) ; irun -f run_vm.f +UVM_TESTNAME=htax_random_test4 -define TEST10" ;
          scan_script: "vm_scan.pl ius.flt shell.flt";
          count : 10;
     };
};
```

#### Assertions:

```
//ASSERTIONS
   // tx_outport_req is one-hot
   property tx outport reg one hot;
      @(posedge clk) disable iff(!rst_n)
      (|tx_outport_req) |-> $onehot(tx_outport_req);
   endproperty
   assert_tx_outport_req_one_hot : assert property(tx_outport_req_one_hot)
     $error("HTAX_TX_INF ERROR : tx_outport request is not one hot encoded");
   // -----
   // no tx outport req without tx vc req
   property tx_outport_req_vc_req;
    @(posedge clk) disable iff(!rst_n)
     (~(|tx_outport_req) ##1 (|tx_outport_req)) |-> ( (|tx_vc_req) && ~($past(tx_vc_req)));
   endproperty
   assert_tx_outport_req_vc_req : assert property(tx_outport_req_vc_req)
     $error("HTAX_TX_INF ERROR : tx_outport_req high without tx_vc_req");
   // no tx_vc_req without tx_outport_req
   // ----
  property tx_vc_req_outport_req;
  @(posedge clk) disable iff(!rst_n)
     $rose(tx_vc_req) |-> $rose(tx_outport_req);
(~(|tx_vc_req) ##1 (|tx_vc_req)) |-> ( (|tx_outport_req) && ~($past(tx_outport_req)) && $onehot(tx_outport_req));
   endproperty
   assert_tx_vc_req_outport_req : assert property(tx_vc_req_outport_req)
    $error("HTAX_TX_INF ERROR : tx_vc_req high without tx_outport_req");
   assert_tx_vc_req_outport_req : assert property(tx_vc_req_outport_req)
       $error("HTAX_TX_INF ERROR : tx_vc_req high without tx_outport_req");
   // no tx_sot without previous tx_vc_gnt
    //
property tx_vc_sot_vc_gnt(int i);
    @(posedge clk) disable iff(!rst_n)
    $rose(tx_sot[i]) |-> $past(tx_vc_gnt[i]);
    endproperty
    assert_tx_vc_sot_vc_gnt_0 : assert property(tx_vc_sot_vc_gnt(0))
       $error("HTAX_TX_INF ERROR : tx_sot[0] raised without previous vc_gnt[0]");
    assert_tx_vc_sot_vc_gnt_1 : assert property(tx_vc_sot_vc_gnt(1))
```

\$error("HTAX\_TX\_INF ERROR : tx\_sot[1] raised without previous vc\_gnt[1]");

\$error("HTAX\_TX\_INF ERROR : tx\_eot is not high for exactly one clock cycle");

assert\_tx\_eot\_single\_cycle : assert property(tx\_eot\_single\_cycle)

// tx\_release\_gnt one clock cycle before or same cycle as tx\_eot

assert\_tx\_rel\_gnt\_tx\_eot : assert property(tx\_rel\_gnt\_tx\_eot)

//
property tx rel\_gnt\_tx\_eot;
 @(posedge clk) disable iff(!rst\_n)
 \$rose(tx\_release\_gnt) |-> ##[0:1] \$rose(tx\_eot);

// ----// tx\_eot is asserted for a single clock cycle

@(posedge clk) disable iff(!rst\_n)
\$rose(tx\_eot) |=> \$fell(tx\_eot);

property tx\_eot\_single\_cycle;

endproperty

# Creating new packets: