

Slides: <https://github.com/pdp7/talks/blob/master/nerp-riscv.pdf>

RISC-V and open source chip design

NERP meetup at PS1 hackerspace (2020-01-27)



Drew Fustini
OSH Park
drew@oshpark.com
[@oshpark / @pdp7](https://twitter.com/@oshpark)



- Open Source Hardware designer at OSH Park
 - PCB manufacturing service in the USA
 - drew@oshpark.com / Twitter: [@oshpark](https://twitter.com/@oshpark)
- Volunteer Member of Board of Directors of BeagleBoard.org Foundation
 - drew@beagleboard.org
- Volunteer Member of the Board of Directors of the Open Source Hardware Association (OSHWA)
 - drew@pdp7.com

Linux on Open Source Hardware with Open Source chip design

by Drew Fustini



CERN Open Hardware Licence

- Originally written for **CERN** designs hosted in the **Open Hardware Repository**
- Can be used by **any designer** wishing to **share design** information using a **license compliant** with the **OSHW definition criteria**.
- [CERN OHL version 1.2](#)
Contains the license itself and a guide to its usage



Slides: <https://github.com/pdp7/talks/blob/master/nerp-riscv.pdf>



Section:
RISC-V

the instruction set for everything?

- My column in the latest Hackspace Magazine is an introduction to RISC-V and how it is enabling open source chip design:
 - hackspace.raspberrypi.org/issues/27/



Drew Fustini

COLUMN

Open-source chips

Breaking free of chip design monopolies with RISC-V



Drew Fustini

When we think about what open-source hardware means, we usually think about the board design being freely available. But what about the processor? Is there a way to make hardware that is truly open source? This month's column is dedicated to an existing – and surprisingly political – development in chip design.

When you write a program in the Arduino IDE, it is compiled into instructions for the microcontroller to execute. How does the compiler know what instructions the chip understands? This is defined by the Instruction Set Architecture. The ISA is a standard, a set of rules that define the tasks the processor can perform.

Chances are that both your laptop and the data centre streaming your favourite movie are using an ISA owned by Intel or AMD. The processor in your smartphone is almost certainly using a proprietary ISA licensed from ARM. Proprietary standards can be overpriced, prevent innovation, or even disappear altogether when companies change strategy.

Enter RISC-V, a free and open ISA created by researchers at UC Berkeley, led by Krste Asanović and David Patterson. "We were always jealous that you could get industrial-strength software that was

open," Patterson explained to VentureBeat at the RISC-V Summit back in December. "But when it came to hardware, it was proprietary. Now, with RISC-V, we get the same kind of benefit. It helps education, and it helps competition."

This open standard proved to be useful outside of academia. Nvidia and Western Digital are now shipping millions of devices with RISC-V processors. These companies have the freedom to leverage open-source implementations while avoiding ARM licensing fees – which can really add up when shipping large volumes.

The ISA is a standard, a set of rules that define the tasks the processor can perform

Nations such as India see the importance of being able to create processors that are not under the control of a foreign corporation, who may be forced to build in backdoors for their own government. There is also strong interest from chipmakers in China, especially now that US companies have been banned from doing business with Huawei.

With these financial and political motivations, plus an increasingly mature software ecosystem, including Linux support, it won't be long before you have a device with a RISC-V processor in your home or pocket.

You can learn more about the exciting possibilities that RISC-V unleashes from Dr. Megan Wachs by pointing your web browser to hsmag.cc/qw-led.

- When you write a program in the Arduino IDE, it is compiled into instructions for the microcontroller to execute.
- How does the compiler know what instructions the chip understands?
 - defined by the **Instruction Set Architecture**
 - The **ISA** is a standard, a set of rules that define the tasks the processor can perform.
 - Examples: x86 (Intel/AMD) and ARM
 - Both are proprietary and need commercial licensing



- **RISC-V: Free and Open RISC Instruction Set Arch**
 - “new instruction set architecture (ISA) that was originally designed to support computer architecture research and education and is now set to become a standard open architecture for industry”



- **RISC-V: Free and Open RISC Instruction Set Arch**
 - Instruction Sets Want To Be Free: A Case for RISC-V
 - David Patterson, UC Berkeley – *co-creator of the original RISC!*
 - <https://www.youtube.com/watch?v=mD-njD2QKN0>
 - **RISC-V Summit 2019: State of the Union**
 - Krste Asanovic, UC Berkeley
 - https://www.youtube.com/watch?v=jdkFi9_Hw-c



State of the Union

Krste Asanovic

UC Berkeley, RISC-V Foundation, & SiFive Inc.

krste@berkeley.edu

RISC-V Summit
San Jose Convention Center, CA, USA
December 10, 2019




What's Different about RISC-V?

- ***Simple***
 - Far smaller than other commercial ISAs
- ***Clean-slate design***
 - Clear separation between user and privileged ISA
 - Avoids μarchitecture or technology-dependent features
- A ***modular*** ISA designed for ***extensibility/specialization***
 - Small standard base ISA, with multiple standard extensions
 - Sparse and variable-length instruction encoding for vast opcode space
- ***Stable***
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions
- ***Community designed***
 - With leading industry/academic experts and software developers



RISC-V Timeline





RISC-V Ecosystem

Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Commercial software:

Lauterbach, Segger, IAR, Micrium, ExpressLogic, Ashling, AntMicro, Imperas, UltraSoC ...

Software



ISA specification

Golden Model

Compliance

Hardware

Open-source cores:


Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Shakti, Serv, Swerv, Hummingbird, ...

Commercial core providers:

Alibaba, Andes, Bluespec, Cloudbear, Codasip, Cortus, InCore, Nuclei, SiFive, Syntacore, ...


Inhouse cores:

Nvidia, WD, +others





RV32I			
① RISC-V Reference Card			
Base Integer Instructions (32-bit/64-bit/128-bit Base)			
Category Name Format RV32I/32(64)/128(128)			
Loads			
Load Byte	I	LB	r1,r2,r3,imm
Load Halfword	I	LH	r1,r2,r3,imm
Load Word	I	LW (D/I/Q)	r1,r2,r3,imm
Load Byte Unsigned	I	LBU	r1,r2,r3,imm
Load Half Unsigned	I	LHU (W/D/Q)	r1,r2,r3,imm
Stores			
Store Byte	S	SB	r1,r2,r3,imm
Store Halfword	S	SH	r1,r2,r3,imm
Store Word	S	SW (D/Q)	r1,r2,r3,imm
Shifts			
Shift Left	R	SLL (W/D)	r1,r2,r3,r4
Shift Left Immediate	I	SLLI (W/D)	r1,r2,r3,shamt
Shift Right	R	SLR (W/D)	r1,r2,r3,r4
Shift Right Immediate	I	SLRI (W/D)	r1,r2,r3,shamt
Shift Right Arithmetic	R	SLA (W/D)	r1,r2,r3,r4
Shift Right Arithmetic Immediate	I	SLRA (W/D)	r1,r2,r3,shamt
Arithmetic			
ADD	R	ADD (I/W/D)	r1,r2,r3,r4
ADD Immediate	I	ADDI (W/D)	r1,r2,r3,imm
Subtract	R	SUB (I/W/D)	r1,r2,r3,r4
Load Upper Imm.	U	LUI	r1,imm
Load Upper Imm. to DC	U	LDU	r1,imm
Logical			
XOR	R	XOR	r1,r2,r3,r4
XOR Immediate	I	XORI	r1,r2,r3,imm
OR	R	OR	r1,r2,r3,r4
OR Immediate	I	ORI	r1,r2,r3,imm
AND	R	AND	r1,r2,r3,r4
AND Immediate	I	ANDI	r1,r2,r3,imm
Compare			
Set <	R	SLT	r1,r2,r3,r4
Set < Immediate	I	SLTI	r1,r2,r3,imm
Set < Unsigned	R	SLTU	r1,r2,r3,r4
Set < Unsigned Immediate	I	SLTUI	r1,r2,r3,imm
Branches			
Branch =	S	BNE	r1,r2,r3,imm
Branch =	S	BNEQ	r1,r2,r3,imm
Branch =	S	BNEQZ	r1,r2,r3,imm
Branch =	S	BNEQNZ	r1,r2,r3,imm
Branch <	S	BLT	r1,r2,r3,imm
Branch < Unsigned	S	BLTU	r1,r2,r3,imm
Branch < Unsigned Immediate	S	BLTUI	r1,r2,r3,imm
Jump & Link			
Jump & Link	BL	jal	r1,imm
Jump & Link Register	BLR	jalr	r1,r2,r3,imm
Systm			
Sync Thread	I	FENCE	
Sync Inst & Data	I	FENCE.I	
System			
System CALL	I	ECALL	
System BREAK	I	EBREAK	
Counters			
Read CYCLE	I	RCYCLE	#0
Anti-CYCLE upper Half	I	RACYCLEH	#0
Anti-CYCLE lower Half	I	RACYCLEL	#0
Read TIME	I	RTIME	#0
Read TIME upper Half	I	RTIMEH	#0
Read TIME lower Half	I	RTIMEL	#0
Read INSTR Retired	I	RINSTRRET	#0
Read INSTR upper Half	I	RINSTRRETU	#0
32-bit Instruction Formats			



Dave Patterson
UC BERKELEY



**RV32I / RV64I / RV128I + M, A, F, D, Q, C
RISC-V “Green Card”**



Base Integer Instructions (32/64/128)

Category	Name	Format	RV32/64/128 Basic
Loads	Load Byte	I	LB
	Load Halfword	I	LH
	Load Word	I	LD
	Load Halfword Unaligned	I	LH.U
	Load Word Unaligned	I	LD.U
Stores	Store Byte	S	SB
	Store Halfword	S	SH
	Store Word	S	SD
Shifts	Shift Left	R	SL
	Shift Left Immediate	I	SLI
	Shift Right	R	SR
	Shift Right Immediate	I	SRI
	Shift Right Arithmetic	R	SA
	Shift Right Arithmetic Immediate	I	SRI.A
Arithmetic	Add	R	ADD
	Add Immediate	I	ADDI
	Subtract	R	SUB
	Subtract Immediate	I	SUBI
	Mul	R	MUL
	Mul Immediate	I	MULI
	Divide	R	DIV
	Divide Immediate	I	DIVI
Logical	Not	R	NOT
	Not Immediate	I	NOTI
	Or	R	OR
	Or Immediate	I	ORI
	And	R	AND
	And Immediate	I	ANDI
Compare	Set =	R	SSET
	Set < Immediate	I	SSETI
	Set < Unsigned	I	SSETU
Branches	Branch	I	BEQ
	Branch +	I	BNE
	Branch -	I	BGE
	Branch -	I	BGT
	Branch < Unsigned	I	BGEU
	Branch < Unsigned	I	BGTU
Jump & Link	Jump	I	JAL
	Jump & Link Register	I	JALR
Synch	Synch Branch	I	FSYNC
	Synch Branch & Status	I	FSYNC_I
System	System CALL	I	SYSCALL
	System RETRET	I	SYCRETRET
Counters	Read CYCLE	I	RSVCYC
	Read CYCLE upper Half	I	RSVCYCH
	Read TIME	I	RSVTIME
	Read TIME upper Half	I	RSVTIMEH
	Read INSTR RETVAL	I	RSVINSTRRET
	Read INSTR RETVAL half	I	RSVINSTRRETH

RV Privileged Instructions (32/64/128)

Category	Name	Format	RV32/64/128 Basic
C/SW Access	Atomic R/W	R	CSWRW
	Atomic Read & Set R/W	R	CSSRW
	Atomic Read & Clear R/W	R	CSCRW
	Atomic R/W Imm	R	CWRIM
	Atomic Read & Set R/W Imm	R	CSSRIM
	Atomic Read & Clear R/W Imm	R	CSCRIM
Change Level	Env. Call	R	RCALL
	Environment Breakpoint	R	REB
Trap Redirect	To Supervisor	R	RTS
	Redirect Trap to Supervisor	R	RTTS
	Processor Trap to Supervisor	R	PTTS
Interrupt	Wait for Interrupt	R	RIWT
	Processor PENDING	R	RPND

Optional Multiplication-Division Extension: RV32M

Category	Name	Format	RV32M (Mul/Div)
Multiply	Multiply	R	MULL
	Multiply upper half	R	MULLH
	Multiply lower half	R	MULLL
	Multiply upper half signs/line	R	MULLHS
	Multiply lower half signs/line	R	MULLLS
Divide	Divide	R	DIVU
	Divide Unsigned	R	DIVUS
	Divide	R	DIV
	Divide Unsigned	R	DIVU
	Divide	R	DIV

Optional Atomic Instruction Extension: RVA

Category	Name	Format	RV32I/64I/128I (Atomic)
Load	Load Reserved	R	LR
	More Store Condition	R	LMSC
	Swap	R	ASWAP
And	And	R	AMR
Logical	Not	R	ANOT
	And	R	ANAND
	Or	R	ANOR
Mix/Max	Min/Max	R	AMINMAX
	Min/Max Unsigned	R	AMINMAXU
	Min/Max Unsigned	R	AMINMAXHU

3 Optional FP Extensions: RV32/64/128(F/D/Q)

Category	Name	Format	RV32/64/128(F/D/Q)
Move	Move from Integer	R	F2I
	Move to Register	R	F2R
Convert	Convert from Int	R	F2F
	Convert from Int Unsigned	R	F2FU
	Convert to Int	R	F2I
	Convert to Int Unsigned	R	F2IU

Optional Compressed Instructions: RV32

Category	Name	Format	RV32
Load	Load Word	R	CL
	Load Word SP	R	CLSP
	Load Double	R	CD
	Load Double SP	R	CDSP
	Load Quad	R	CQ
	Load Quad SP	R	CQSP
	Load Byte Unsigned	R	CB
	Float Load Word	R	CFW
	Float Load Double	R	CFD
	Float Load Word SP	R	CFWS
	Float Load Double SP	R	CFDS
Stores	Store Word	S	CS
	Store Word SP	S	CSP
	Store Double	S	CD
	Store Double SP	S	CDS
	Store Quad	S	CQ
	Store Quad SP	S	CQS
	Float Store Word	S	CFWS
	Float Store Double	S	CFDS
	Float Store Word SP	S	CFWS
	Float Store Double SP	S	CFDS
Arithmetic	Add	R	CA
	Add Word	R	CAW
	Add Immediate	I	AAWI
	Add Double	R	ACD
	Add Double Imm	I	ACDI
	Add SP Imm	I	ACSI
	Add SP Imm + 4	I	ACSI4
	ADD	R	ADDS
	Load Immediate	R	CL
	Load Upper Imm	R	CLU
	Move	R	CM
	Sub	R	CS
	Sub Word	R	CWS
	Logical	R	CL
	Or	R	CO
	And	R	CA
	And Immediate	I	AMI
Shifts	Shift Left	R	SL
	Shift Right Immediate	I	SRWI
	Shift Right Word	I	SRWW
Branches	Branch	R	BR
	Branch to Int	R	BRINT
	Branch to Int Unsigned	R	BRINTU
Jump	Jump	I	J
	Jump Register	I	JR
Jump & Link	Jump	I	JAL
	Jump & Link Register	I	JALR
System	Env. Break	I	SE

RISC-V and Industry

- Created at UC Berkeley but useful beyond academia
- Designed to be extensible
 - Microcontroller to supercomputer
- RISC-V Foundation now controls standard: riscv.org
 - Over 400 members: companies, universities and more
 - [YouTube channel has hundreds of talks!](#)
 - <https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g>
- Nvidia and Western Digital are now shipping millions of devices with RISC-V processors
 - freedom to leverage open source implementations
 - BOOM, Rocket, PULP, SweRV, and many more
 - avoiding ARM licensing fees

[Join the Mailing Lists](#)info@riscv.org [YouTube](#) [Twitter](#) [LinkedIn](#) [GitHub](#) [YouTube](#) | [Member Login](#)[ABOUT](#) [MEMBERSHIP](#) [SPECS & SUPPORT](#) [CORES & TOOLS](#) [NEWS](#) [EVENTS](#)

RISC-V® Summit

THANKS FOR ATTENDING!


The **RISC-V Summit 2019** was held in San Jose, California on December 9-12. Slides are [now available](#), videos coming soon.



RISC-V: The Free and Open RISC Instruction Set Architecture

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

[NEW TO RISC-V? LEARN MORE](#)[Privacy - Terms](#)



RISC-V

7.86K subscribers

SUBSCRIBED



HOME

VIDEOS

PLAYLISTS

COMMUNITY

CHANNELS

ABOUT



Uploads PLAY ALL

SORT BY



RISC-V Summit 2019: 69
SafeRV Building Blocks for...

150 views • 1 week ago

RISC-V Summit 2019: 61
Andes RISC V Processor...

210 views • 1 week ago

RISC-V Summit 2019: 47
Production ready RISC V ...

563 views • 1 week ago

RISC-V Summit 2019: 64 Ara
2 0 64 bit RISC V Vector...


237 views • 1 week ago

RISC-V Summit 2019: 63
Working Towards a Commo...

467 views • 1 week ago

RISC-V Summit 2019: 59
RISC V Processor Verificati...

76 views • 1 week ago



RISC-V Summit 2019: 62
Ruby Sponsor SiFive presen...

36 views • 1 week ago

RISC-V Summit 2019: 66
Rambus presents Challenge...

27 views • 1 week ago

RISC-V Summit 2019: 49
SweRV Cores Roadmap

151 views • 1 week ago

RISC-V Summit 2019: 50
RISC V Enclaves A Clean...

77 views • 1 week ago

RISC-V Summit 2019: 54
RISC V A New Zero Trust...

52 views • 1 week ago

RISC-V Summit 2019: 48
Ruby Sponsor SiFive presen...

122 views • 1 week ago



RISC-V Summit 2019: 51
sel4 on RISC V Verified OS...

108 views • 1 week ago

RISC-V Summit 2019: 60
Headline Sponsor Western...

54 views • 1 week ago

RISC-V Summit 2019: 46
RISC V For Heterogeneous...

54 views • 1 week ago

RISC-V Summit 2019: 58
Innovation in CPU...

180 views • 1 week ago

RISC-V Summit 2019: 53
Integrate RISC V to build...

58 views • 1 week ago

RISC-V Summit 2019: 56
OneSpin presents More tha...

104 views • 1 week ago


RISC-V and the world

- RISC-V Foundation moving from US to Switzerland
- Nations such as India have RISC-V initiatives
 - Desire for sovereign technology and avoid backdoors from other nations
- Strong interest from chipmakers in China
 - U.S. companies have been banned from doing business with Huawei... who's next?
 - ARM deemed UK-origin tech so ok to do business with Huawei, but what will brexit-govt bring?

- OnChip Open-V





“completely free (as in freedom) and open source 32-bit microcontroller based on the RISC-V architecture”



OnChip Open-V

A 32-bit RISC-V based Microcontroller






- [lowRISC](#): “creating a fully open-sourced, Linux-capable, RISC-V-based SoC, that can be used either directly or as the basis for a custom design”
- Video: [Rob Mullins talking about lowRISC](#)
 - (RISC-V & Open Source Silicon Event in Munich on March 23, 2017)
- OpenTitan project with Google:
 - [Announcing OpenTitan, the First Transparent Silicon Root of Trust](#)


- The Future of Operating Systems on RISC-V
 - Alex Bradbury gives an overview of the status and development of RISC-V as it relates to modern operating systems, highlighting major research strands, controversies, and opportunities to get involved.
 - <https://www.youtube.com/watch?v=emnN9p4vhzk>






FOSSi
Foundation

- **FOSSi Foundation**
 - The Free and Open Source Silicon Foundation
 - “non-profit foundation with the mission to promote and assist free and open digital hardware designs”
 - Events: ORConf, Latch-up, Week of OSHW
 - **Open Source Silicon Design Ecosystem**
 - Talk by FOSSi co-founder Julius Baxter



- **LibreCores**
 - Project of the FOSSi Foundation
 - “**gateway to free and open source digital designs** and other components that you can use and **re-use in your digital designs**”
 - “advances the idea of OpenCores.org”


SiFive



- “founded by the creators of the free and open RISC-V architecture as a reaction to the end of conventional transistor scaling and escalating chip design costs”


- RISC-V Keynote at Embedded Linux Conf

- March 12th, 2018
- Yunsup Lee, Co-Founder and CTO, SiFive
- Designing the Next Billion Chips: How RISC-V is Revolutionizing Hardware



SiFive FE310 microcontroller


- HiFive1: Arduino-Compatible RISC-V Dev Kit



SiFive: Linux on RISC-V

- FOSDEM 2018 talk


- YouTube: “Igniting the Open Hardware Ecosystem with RISC-V: SiFive's Freedom U500 is the World's First Linux-capable Open Source SoC Platform”
- Interview with Palmer Dabbelt of SiFive



SiFive: Linux on RISC-V



HiFive Unleashed



- World's First Multi-Core RISC-V Linux Development Board
 - SiFive FU540-C000 (built in 28nm)
 - 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
 - 4x U54 RV64GC Application Cores with Sv39 Virtual Memory Support
 - 1x E51 RV64IMAC Management Core
 - Coherent 2MB L2 Cache
 - 64-bit DDR4 with ECC
 - 1x Gigabit Ethernet
 - 8 GB 64-bit DDR4 with ECC
 - Gigabit Ethernet Port
 - 32 MB Quad SPI Flash
 - MicroSD card for removable storage
 - FMC connector for future expansion with add-in cards



RISC-V NOMMU and M-Mode Linux

Damien Le Moal, Western Digital

Linux Plumbers Conference, September 9th, 2019

Kendryte K210 SoC + Busybox

Sipeed MAIX Go Board (6+2 MB SRAM)

```
[ 0.00000] Linux version 5.1.0-rc5-00314-g375c2321604f (damien@washi) (gcc version 8.2.0 (Buildroot 2018.11-rc2-00003-ga0787e9)) #221 SMP Fri May 10 15:17:17 JST 2019
[ 0.00000] earlycon: sbi0 at I/O port 0x0 (options '')
[ 0.00000] printk: bootconsole [sbi0] enabled
[ 0.00000] initrd not found or empty - disabling initrd
[ 0.00000] Zone ranges:
[ 0.00000]   DMA32    [mem 0x00000008000000-0x0000000807ffff]
[ 0.00000]   Normal    empty
[ 0.00000] Movable zone start for each node
[ 0.00000] Early memory node ranges
[ 0.00000]   node  0: [mem 0x00000008000000-0x0000000807ffff]
[ 0.00000] Initmem setup node 0 [mem 0x00000008000000-0x0000000807ffff]
[ 0.00000] elf_hwcap is 0x112d
[...]
[ 0.00000] Built 1 zonelists, mobility grouping off. Total pages: 2020
[ 0.00000] Kernel command line: console=hvc0 earlycon=sbi init=/bin/bash
[ 0.00000] Dentry cache hash table entries: 1024 (order: 1, 8192 bytes)
[ 0.00000] Inode-cache hash table entries: 512 (order: 0, 4096 bytes)
[ 0.00000] Sorting __ex_table...
[ 0.00000] Memory: 6284K/8192K available (920K kernel code, 101K rwdta, 158K rodata, 393K init, 95K bss, 1908K reserved, 0K cma-reserved)
[ 0.00000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1
[ 0.00000] rcu: Hierarchical RCU implementation.
[ 0.00000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.
[ 0.00000] NR_IRQS: 0, nr_irqs: 0, preallocated irqs: 0
[...]
[ 0.251433] Freeing unused kernel memory: 392K
[ 0.254361] This architecture does not have kernel memory protection.
[ 0.259473] Run /bin/bash as init process

BusyBox v1.30.1 (2019-05-10 14:49:46 JST) hush - the humble shell

# mount -t proc none /proc
# cat /proc/cpuinfo
processor : 0
hart : 0
isa : rv64imafdc

processor : 1
hart : 1
isa : rv64imafdc
```

- Experiment to get Linux on the low cost Kendryte K210 RISC-V microcontroller
- PDF: [RISC-V NOMMU and M-mode Linux](#)
- <https://www.youtube.com/watch?v=ycG592N9EMA&t=10394>
- jump to 2h 53m
- [Many RISC-V Improvements Ready For Linux 5.5: M-Mode, SECCOMP, Other Features](#)

- Great talk with overview of bootloader, Linux kernel, distro support
 - HOT CHIPS 2019: Linux RISC-V tutorial
 - <https://youtu.be/nPXdbm9lc3A?t=6139>
 - 1 hour 42 minutes
 - “Overview of RISC-V SW Ecosystem”
 - Bunnaroath Sou, SiFive




Getting Started

- Freedom Studio from [SiFive.com](https://sifive.com)
 - or Freedom E SDK & Metal
- RISC-V on Qemu
 - <https://risc-v-getting-started-guide.readthedocs.io/en/latest/index.html>
- sw-dev@groups.riscv.org

To download and build QEMU from git:

- [#riscv on freenode](#)

```
git clone https://git.qemu.org/git/qemu.git
cd qemu
git submodule init
./configure --target-list=riscv64-softmmu
./configure
make
```



```
Starting udev
61.099000] udevd[95]: starting version 3.2.6
63.540000] udevd[96]: starting uudev-3.2.6
[115.680000] EXT4-fs (mochi0p2): re-mounted. Opts: data=ordered
hwclock: can't open '/dev/mmc rtc': No such file or directory
Wed Mar 14 27:45:11 UTC 2018
hwclock: can't open '/dev/mmc/rtc': No such file or directory
2NNI! Entering runlevel: 5
Configuring network interfaces... udhcpc: started, v1.27.2
udhcpc: sending discover
udhcpc: sending discover
udhcpc: sending discover
udhcpc: no lease, forking to background
done.
hwclock: can't open '/dev/mmc/rtc': No such file or directory
Starting syslogd/klogd: done

OpenEmbedded nodistro.0 riscv64 /dev/console

riscv64 login: root
root@riscv64:~# uname -a
Linux riscv64 4.15.0-yocto-standard #3 SMP Tue May 13 22:43:09 UTC 2018 riscv64 GNU/Linux
root@riscv64:~# python
Python 2.7.14 (default, Mar 14 2018, 17:00:24)
[GCC 7.3.0] on linux2
Type "help", "copyright", "credits" or "license" for more information.
>>> print 'Hello world'
Hello world
>>>
```



Fedora on RISC-V

Through the works of David Abdurachmanov

- ~20% of Fedora packages built for RISC-V
- Pre-build images available for Qemu and HiFive Unleashed
 - Build farm running, producing nightly images
- No signed RPM yet
- No images for Fedora Workstation/Server




Want to know more/get involve, see

- <https://fedoraproject.org/wiki/Architectures/RISC-V>

Interest to try it out,

- Self Hosting images available
- <https://fedoraproject.org/wiki/Architectures/RISC-V/Installing>





RISC-V Linux Early Boot

Linux boots expects the system to be in the following state

- a0 contains a unique per-hart id
- a1 contains a pointer to device tree, as a binary flattened device tree (DTB)
- Memory is identity mapped
- The kernel's ELF image has been loaded correctly
- Handle impedance mismatch between RISC-V spec and what Linux expects
- Perform "hart lottery," which is a very short AMO-based sequence that picks the first hart to boot, while the rest spin, until they can proceed

Proceed with a fairly standard Linux early boot process:

- A linear mapping of all physical memory is set up, with PAGE_OFFSET as the offset
- Paging structures are initialized and then used (BBL boots with paging enabled)
- The C runtime is set up, which includes the stack and global pointers
- A spin-only trap vector is set up that catches any errors early in the boot process
- `start_kernel` is called to enter the standard Linux boot process

Coming in 2020?


- Andes 27-series CPU
 - “32-bit A27 and 64-bit AX27 and NX27V cores, which will enter production in Q1 2020.”
 - [Andes’ RISC-V SoC debuts with AI-ready VPU as Microchip opens access to its PolarFire SoC](#)
- Microchip PolarFire SoC FPGA
 - Hard RISC-V with FPGA fabric... like the Xilinx Zync for ARM
- NXP iMX with RISC-V instead of ARM!
 - [OpenHW Group Unveils CORE-V Chassis SoC Project, Building on PULP Project IP](#)



Karim Yaghmour
@karimyaghmour

▼

Spotted at RISC V summit: an iMX chip where the ARM core was ripped out and replaced with a RISC V/PULP - just wow






CORE-V™ chassis – tapeout 2H 2020



CORE-V Chassis based on **NXP** iMX Platform **CORE-V**

- Linux capable 1.5GHz CV64A host CPU and CV32E coprocessor
- X32/x16 (LP)DDR4, DDR3L memory
- 3D / 2D GPUs with OpenGL support
- MIPI-DSI / CSI display / camera controllers
- Security: DRM Ciphers, key storage, random number generator, etc.
- GigE MAC
- PCIe 2.0 x1 port
- 2 USB 2.0 interfaces
- 3 SDIO interfaces for boot source, storage, etc



© OpenHW Group

10 & 11 December 2019

17

OSHW RISC-V Linux board for less than \$100?

- Goal: Sub-\$100 Open Source Hardware board that can run Linux on RISC-V
- Possible by 2021?
- Interested in working together?
 - drew@oshpark.com / Twitter: [@pdp7](#)
 - create a mailing list?

Slides: <https://github.com/pdp7/talks/blob/master/nerp-riscv.pdf>



Section:
Open Source FPGA tools

Open Source and FPGAs

- Hackspace Magazine column about how open source FPGA tools developed by [Claire Wolf \(oe1cxw\)](#), [David Shah](#) and others have made FPGAs more accessible than ever before to makers and hackers:
 - hackspace.raspberrypi.org/issues/26/

MAKE | BUILD | HACK | CREATE **132 PAGES** OF MAKING

HackSpace

TECHNOLOGY IN YOUR HANDS

hsmag.cc | January 2020 | Issue #26

WHAT 3D PRINTER?

Find the ultimate replicator for 2020

CIRCUIT PYTHON

SOLDERING WITH GAS

PICKING AN IMPACT DRIVER

SEWING MACHINES

Building a kiln

Melting glass with a Raspberry Pi

Drew Fustini

@pdpf

Drew Fustini is a hardware designer and embedded Linux developer. He is the Vice President of the Open Source Hardware Association, and a board member of the BeagleBoard Foundation. Drew designs circuit boards for OSH Park, a PCB manufacturing service, and maintains the Adafruit BeagleBone Python library.

FPGA

FPGAs have been the talk of the town at many of this year's hacker conferences. But what exactly is an FPGA, and why are they so hot right now?

FPGA stands for Field Programmable Gate Array, a digital logic chip that can be programmed to reconfigure the internal hardware. An FPGA does not run software – it physically changes the configuration of its gate arrays to adapt to the task at hand. Is an FPGA an incredibly versatile tool? Need 25 PWM pins for a project? No problem. Want to replicate the functionality of a vintage CPU? Your FPGA has you covered. Not only is an FPGA versatile, but it is also better at handling timing-critical tasks than a microcontroller. You can filter high-speed sensor data before it's read by your processor, or offload repetitive tasks like debouncing buttons and moving the burden on your microcontroller.

FPGAs are hot right now but they're not a new technology – they've been used in industry for decades

The Lattice ECP5 FPGA is capable of more advanced features than the iCE40, and it's easier to get started with too, thanks to Project Trellis led by David Shah. This enabled the ECP5-powered Supercon badge to have cool features like HDMI video, while still being open for anyone to hack on without requiring proprietary tools.

FPGAs are a fascinating technology with lots of awesome applications. If you want to find out more, start off by reading Luke Valenty's *The Hobbyists Guide to FPGAs on Hackaday.io*. (hsmag.cc/GOAQnR), and watch Tim Ansell's Supercon talk to learn about the exciting future of open-source FPGA tools (hsmag.cc/kY5IPD). □

The rise of the FPGA

Reconfigure your chips to suit your project

FPGAs are hot right now but they're not a new technology – they've been used in industry for decades

This opened the door for low-cost, open hardware boards such as mystorm Blackice, TinyFPGA, iCEBreaker, and Fomu, which are great tools for teaching workshops and building projects.

The Lattice ECP5 FPGA is capable of more advanced features than the iCE40, and it's easier to get started with too, thanks to Project Trellis led by David Shah. This enabled the ECP5-powered Supercon badge to have cool features like HDMI video, while still being open for anyone to hack on without requiring proprietary tools.

FPGAs are a fascinating technology with lots of awesome applications. If you want to find out more, start off by reading Luke Valenty's *The Hobbyists Guide to FPGAs on Hackaday.io*. (hsmag.cc/GOAQnR), and watch Tim Ansell's Supercon talk to learn about the exciting future of open-source FPGA tools (hsmag.cc/kY5IPD). □

HackSpace



23



- Keynote at Hackday Supercon 2019 by Dr. Megan Wachs of SiFive
- **“RISC-V and FPGAs: Open Source Hardware Hacking”**
 - https://www.youtube.com/watch?v=vCG5_nxm2G4

Where do FPGAs Come In?

- Field Programmable Gate Array
- Change a chip's HARDWARE in a few minutes
- Make it act like a new chip!



Open Source and FPGAs

- Open Source toolchains for FPGAs!
 - Project IceStorm for Lattice iCE40
 - “A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs”
by [Claire Wolf \(oe1cxw\)](#) at 32c3




A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs



by [Clifford](#)

Some screenshots from IceStrom Docs:




(2 17)	(3 17)	(4 17)	(5 17)	(6 17)
LOGIC Tile (2 16)	RAMT Tile (3 16)	LOGIC Tile (4 16)	LOGIC Tile (5 16)	LOGIC Tile (6 16)
LOGIC Tile (2 15)	RAMB Tile (3 15)	LOGIC Tile (4 15)	LOGIC Tile (5 15)	LOGIC Tile (6 15)
LOGIC Tile (2 14)	RAMT Tile (3 14)	LOGIC Tile (4 14)	LOGIC Tile (5 14)	LOGIC Tile (6 14)

Configuration Bitmap

A LOGIC Tile has 64x config bits in 16 groups of 54 bits each:

B0[53:0], B1[53:0], B2[53:0], B3[53:0], B4[53:0], B5[53:0], B6[53:0], B7[53:0],
B8[53:0], B9[53:0], B10[53:0], B11[53:0], B12[53:0], B13[53:0], B14[53:0], B15[53:0]



Open Source and FPGAs

- Open Source toolchains for FPGAs!
 - Project Trellis for Lattice ECP5
 - “Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5”
 - David Shah (@fpga_dave)
 - youtube.com/watch?v=0se7kNes3EU

Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5

Project Trellis & nextpnr

FOSS Tools for ECP5 FPGAs

David Shah
@fpga_dave


Symbiotic EDA || Imperial College London

FOSDEM 19
org




Open Source and FPGAs

- Open Source toolchains for FPGAs!
 - Project X-Ray and SymbiFlow for Xilinx Series 7
 - [Timothy 'mithro' Ansell](#): “Xilinx Series 7 FPGAs Now Have a Fully Open Source Toolchain!” (*almost*)
 - [youtube.com/watch?v=EHePto95qoE](https://www.youtube.com/watch?v=EHePto95qoE)



Open Source and FPGAs

- Open Source Hardware boards with Lattice ECP5 FPGA with open RISC-V “soft” CPU:
 - Orange Crab by Greg Davill
 - <https://github.com/gregdavill/OrangeCrab>





Greg @ #36c3
@GregDavill



Replying to @mithro @pdp7 and 2 others

Done. 😊

```
File Edit View Terminal Tabs Help
SRAM:      4KB
L2:        8KB
MAIN-RAM: 131072KB

----- Initialization -----
Initializing SDRAM...
SDRAM now under software control
Read leveling:
m0, b0: |11100000| delays: 01+-01
best: m0, b0 delays: 01+-01
m1, b0: |11100000| delays: 01+-01
best: m1, b0 delays: 01+-01
SDRAM now under hardware control
Memtest OK

----- Boot -----
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
[LXTERM] Received firmware download request from the device.
[LXTERM] Uploading buildroot/Image to 0xc0000000 (4545524 bytes)...
[LXTERM] Upload complete (85.6KB/s).
[LXTERM] Uploading buildroot/rootfs.cpio to 0xc0800000 (8029184 bytes)...
[ 0:43 ] 1.2K views => | 98%
```



Open Source and FPGAs

- Radiona.org ULX3S
 - <https://www.crowdsupply.com/radiona/ulx3s>


ULX3S

A powerful, open hardware ECP5 FPGA dev board

This project is coming soon. Sign up to receive updates and be notified when this project launches.


me@example.com

[Subscribe](#)




Open Source and FPGAs

- Open Source Hardware boards with Lattice ECP5 FPGA with open RISC-V “soft” CPU:
 - David Shah's Trellis board (Ultimate ECP5 Board)
 - <https://github.com/daveshah1/TrellisBoard>



Hackaday 2019 Supercon badge

- RISC-V “soft” core on ECP5 FPGA
- Gigantic FPGA In A Game Boy Form Factor







OSS FPGA & EDA tools
@ico_TC




This is how a Linux capable core looks like on an
FPGA. [#nextpnratwork](#)





Build your hardware, easily!

- LiteX is a FPGA design/SoC builder that can be used to build cores, create SoCs and full FPGA designs.
- LiteX is based on Migen and provides specific building/ debugging tools for a higher level of abstraction and compatibility with the LiteX core ecosystem.
- Think of Migen as a toolbox to create FPGA designs in Python and LiteX as a SoC builder to create/develop/debug FPGA SoCs in Python
- <https://github.com/enjoy-digital/litex>




Build your hardware, easily!

- Bunnie:
LiteX vs. Vivado: First Impressions

<https://www.bunniestudios.com/blog/?p=5018>

Typical LiteX design flow:



LiteX already supports various softcores CPUs: LM32, Mor1kx, PicoRV32, VexRiscv and is compatible with the LiteX's Cores Ecosystem:

Name	Build Status	Description
LiteDRAM	build passing	DRAM
LiteEth	build passing	Ethernet
LitePCIe	build passing	PCIe
LiteSATA	build passing	SATA

Linux on LiteX-VexRiscv

- Linux with VexRiscv CPU, a 32-bits Linux Capable RISC-V CPU written in Spinal HDL
- SoC around the VexRiscv CPU is created using LiteX as the SoC builder and LiteX's cores written in Migen Python DSL (LiteDRAM, LiteEth, LiteSDCard)
- github.com/litex-hub/linux-on-litex-vexriscv

```
michael@reactor: ~/projects/litex/lin...
```

```
michael@reactor: ~/projects/litex/lin...
```

```
Welcome to Buildroot  
buildroot login: root
```



```
32-bit VexRiscv CPU with MMU integrated in a LiteX SoC
```

```
login[55]: root login on 'console'
```

```
root@buildroot:~# ps
```

PID	USER	COMMAND
1	root	init
2	root	[kthreadd]
3	root	[kworker/0:0-eve]
4	root	[kworker/0:0H]
5	root	[kworker/u2:0-ev]
6	root	[mm_percpu_wq]
7	root	[ksoftirqd/0]
8	root	[kdevtmpfs]
9	root	[oom_reaper]
10	root	[writeback]
11	root	[kcompactd0]
12	root	[kblockd]
13	root	[kworker/0:1]
14	root	[kswapd0]
34	root	/sbin/klogd -n
55	root	-sh
56	root	[kworker/u2:1]
58	root	ps

```
root@buildroot:~# uname -a
```


Slides: <https://github.com/pdp7/talks/blob/master/nerp-riscv.pdf>



Section:
Linux on the Hackaday Badge

Hackaday 2019 Supercon badge

- RISC-V “soft” core on ECP5 FPGA
- Gigantic FPGA In A Game Boy Form Factor



“Team Linux on Badge”





“Team Linux on Badge”

- Blog post: Hackaday Supercon badge boots Linux using SDRAM cartridge
 - <https://blog.oshpark.com/2019/12/20/boot-linux-on-this-hackaday-supercon-badge-with-this-sdram-cartridge/>
- Michael Welling (@QwertyEmdedded), Tim Ansell (@mithro), Sean Cross (@xobs), Jacob Creedon (@jacobcreedon)
- First attempt: use the built-in 16MB SRAM... no luck :(
 - (*though xobs now might have a way to do it*)

“Team Linux on Badge”

- Second attempt:
 - Jacob Creedon designed an a cartridge board that adds 32MB of SDRAM to the Hackaday Supercon badge... before the event!






michael@reactor: ~/projects/litex/lin... X

michael@reactor: ~/projects/litex/lin... X

+ ▾

```
Welcome to Buildroot  
buildroot login: root
```



```
32-bit VexRiscv CPU with MMU integrated in a LiteX SoC
```

```
login[55]: root login on 'console'
```

```
root@buildroot:~# ps
```

PID	USER	COMMAND
1	root	init
2	root	[kthreadd]
3	root	[kworker/0:0-eve]
4	root	[kworker/0:0H]
5	root	[kworker/u2:0-ev]
6	root	[mm_percpu_wq]
7	root	[ksoftirqd/0]
8	root	[kdevtmpfs]
9	root	[oom_reaper]
10	root	[writeback]
11	root	[kcompactd0]
12	root	[kblockd]
13	root	[kworker/0:1]
14	root	[kswapd0]
34	root	/sbin/klogd -n
55	root	-sh
56	root	[kworker/u2:1]
58	root	ps

```
root@buildroot:~# uname -a
```

```
Linux buildroot 5.0.13 #2 Sat Nov 16 14:10:21 PST 2019 riscv32 GNU/Linux
```

```
root@buildroot:~# cat /proc/cpuinfo
```

processor	:	0
hart	:	0
isa	:	rv32ima
mmu	:	sv32
uarch	:	spinalhdl,vexriscv

```
root@buildroot:~# free
```

	total	used	free	shared	buff/cache	available
Mem:	17288	2376	9620	0	5292	9120

“Team Linux on Badge”

- https://youtu.be/3se_L0tRZeg?t=1055

Watch the demo during the Badge Hacking ceremony (jump to 17m 35s):



Linux on LiteX-VexRiscv

- Linux with VexRiscv CPU, a 32-bits Linux Capable RISC-V CPU written in Spinal HDL
 - github.com/litex-hub/linux-on-litex-vexriscv
- NOW with upstream support for the Hackaday Supercon badge!
 - <https://github.com/litex-hub/litex-boards/pull/31>




- Opened GitHub issue:
 - optimize performance on Hackaday Badge #35
 - <https://github.com/litex-hub/litex-boards/issues/35>
- Now 10x faster!
 - <https://asciinema.org/a/Pcm3vd1BEdEKY9srYX6MsNfCE>
 - Thanks to [enjoy-digital](#)



Asciicast updated.

```
[ 7.896093] Initramfs unpacking failed: junk in compressed archive
[ 7.953813] workingset: timestamp_bits=30 max_order=13 bucket_order=0
[ 9.236463] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 253)
[ 9.239004] io scheduler mq-deadline registered
[ 9.240102] io scheduler kyber registered
[ 13.977920] f0001000.serial: MMIO 0xf0001000 (irq = 0, base_baud = 0) is a liteuart
[ 13.980290] printk: console [liteuart0] enabled
[ 13.980290] printk: console [liteuart0] enabled
[ 13.982965] printk: bootconsole [sbi0] disabled
[ 13.982965] printk: bootconsole [sbi0] disabled
[ 14.058778] libphy: Fixed MDIO Bus: probed
[ 14.074959] i2c /dev entries driver
[ 14.247461] NET: Registered protocol family 10
[ 14.307974] Segment Routing with IPv6
[ 14.315214] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
[ 14.455698] Freeing unused kernel memory: 140K
[ 14.457905] This architecture does not have kernel memory protection.
[ 14.459170] Run /init as init process
mount: mounting tmpfs on /dev/shm failed: Invalid argument
mount: mounting tmpfs on /tmp failed: Invalid argument
mount: mounting tmpfs on /run failed: Invalid argument
Starting syslogd: OK
Starting klogd: OK
Running sysctl: OK
Initializing random number generator... [ 23.063050] random: dd: uninitialized urandom read (512 bytes read)
done.
Starting network: OK
Starting dropbear sshd: [ 27.336210] random: dropbear: uninitialized urandom read (32 bytes read)
OK
```

Welcome to Buildroot



00:00



Linux boots on Hackaday Supercon FPGA badge [10x faster!]

Slides:
github.com/pdp7/talks/blob/master/lug-riscv.pdf

Drew Fustini
drew@oshpark.com
@pdp7 / @oshpark



This work is licensed under a Creative Commons
Attribution-ShareAlike 4.0 International License.

Slides: <https://github.com/pdp7/talks/blob/master/lug-riscv.pdf>



bonus section:

Open Source Hardware laptop from
Berlin



MNT Reform

Open Source DIY Laptop for Hacking, Customization, and Privacy

This project is coming soon. Sign up to receive updates and be notified when this project launches.

me@example.com

Subscribe



Introducing the much more personal computer.

Modern laptops have secret schematics, glued-in batteries, and mystery components all over. But Reform is the opposite — it invites both curious makers and privacy aware users to take a look under the hood, customize the documented electronics, and 3D-print their own parts.