




	1	2	3	4	5	6
A	<div>Sheet: Z80 Upgrade</div> <div>File: tranZPUter-SW_z80-700_v1_2.sch</div>		<div>Sheet: NXP K64FX512</div> <div>File: tranZPUter-SW_k64fx512-700_v1_2.sch</div>		<div>Sheet: Video Interface</div> <div>File: tranZPUter-SW_VideoInterface-700_v1_2.sch</div>	
B	<div>Sheet: CPLD and FPGA Programming</div> <div>File: tranZPUter-SW_CPLDFPGA_Programming-700_v1_2.sch</div>		<div>Sheet: Power Supply</div> <div>File: tranZPUter-SW_PowerSupply-700_v1_2.sch</div>			
C						
D	<div></div>					<div>Capabilities upgrade for the Sharp MZ80A. Providing upgraded hardware and an optional MPU for provision of SD services to host, alternative soft processors, ZPUTA Menu System and additional resources to enhance the Sharp MZ80A.</div> <div>Sheet: / File: tranZPUter-SW-700_v1_2.sch</div> <div><div>Title: tranZPUter SW 700</div><div><div>Size: A4</div><div>Date: 2020-06-19</div><div>Rev: 1.2</div></div><div>KiCad E.D.A. kicad (5.1.2-1)-1</div><div>Id: 1/6</div></div>
	1	2	3	4	5	6





The CPLD and FPGA programming circuit based on JTAG.
The FPGA uses a 16Mb serial Flash RAM for non-volatile storage of its configuration map. The CPLD has a non-volatile EEPROM on-board.

Sheet: /CPLD and FPGA Programming/
File: tranZPUter-SW_CPLDFPGA_Programming-700_v1_2.sch



Title: tranZPUter SW 700 (Programming)

Size: A4 Date: 2020-08-05


KiCad E.D.A. kicad (5.1.2-1)-1

Rev: 1.2

Id: 4/6



Seperate 3.3V for the CPLD/FPGA , the K&F has it's own regulator.
This is Intentional for board routing and power demands of the 3.3V rail.



Decoupling and voltage regulators to provide CPLD and FPGA with 1.2V (core FPGA), 2.5V (analogue FPGA, PLL) and 3.3V (FPGA I/O and CPLD) voltages.

Sheet: /Power Supply/
File: tranZPUter-SW_PowerSupply-700_v1_2.sch

Title: tranZPUter SW 700 (Power Supply)

Size: A4 Date: 2020-09-12

KiCad E.D.A. kicad (5.1.2-1)-1

Rev: 1.2a

Id: 5/6

