



	1] 2			3		4	!	5	6
	Sheet: Z80 Upgrade		Sheet: FPGA_1		Sheet: FPG	A_RAM	She	eet: FPGA_2		
	File: tranZPUter_z80_v2_0.sch	<u> </u>	File: tranZPUter_fpga_	_v2_0.sch	File: tranZ	PUter_fpga2_v2_0.sch	File	e: tranZPUter_fpga3_v2_0.sc	ch	
	Sheet: PSU		Sheet: FPGA_DECOUPLING							
										p.
	File: tranZPUter_power_v2_0.sch		File: tranZPUter_power_fpga_v2_0.s	ch						
	H1 H2 M2.5 M2.5									
	00									
	T a T									
	GNDPWR									
										C
						Capa	bilities upgrade for th	e Sharp MZ80A.		
						Provi	iding upgraded hardwa	re and an optional MPI	U for provision of SI) services to host,
						alteri	native soft processors Sharp MZ80A.	, ZPUTA Menu System a	and additional resou	rces to enhance
•	•					ine s	эпатр мисоча.			
▲☆	P.					Shee	t: /			
						File:	tranZPUter_v2_0.sch			C
4-1-6-						Title	e: tranZPUter SW			
						Size:	A4 Date: 20 d E.D.A. kicad (5.1.2-	020-07-04		Rev: 2.1
						KiCad	d E.D.A. kicad (5.1.2-	-1)-1		ld: 1/7













The FPGA has requirement for 3 seperate voltages, 3.3V, 2.5V and 1.2V. The CPLD only requires 3.3V but plenty of decoupling.

Sheet: /PSU/ File: tranZPUter_power_v2_0.sch

Title: Power Supply and CPLD Decoupling

Size: A4	Date: 20	20-08-10		Rev: v2.0
KiCad E.D.A.	kicad (5.1.2-	1)-1		ld: 4/7
· /ı			5	•





U5C FP4CGX110DF27I7 10_B3_A⊠10 AE10 IO_B7_D17 E15 IO_B7_D18 10_B7_**№**1.5 10_B3_X09 AD9 IO_B7_D19 <u>QD20</u> IO_B7_D20 10_B5_X22 10_B3_X08 AD8 IO_B7_D21 IO_B3_X07 AD7 IO_B7_D22 10_B3_X06 AD6 IO_B3_AB9 IO_B8_D1/PLL7_CLKOXTp D1 IO_B3_AB8 10_B5_W22 W22 IO_B3_AB7 IO_B6_N22 10_B8×02 D3 EP4CGX110DF27I7 IO_B6_N20 10_B8**≥**03 AD13 IO_B6_N19 10_B3_A**№**1.3 V22 IO_B3_AB5/PLL1_CLKOUTp IO_B5_X22 GXB TX7p GXB RX7p ×F3 GXB_RX7n IO_B3_AB12 10_B5_**X**21 GXB_TX7n 10_B3_AX12 AD12 GXB_RX6p J2 × GXB_TX6p IO_B3_AB11 10_B3_A№11 AD11 IO_B3_AA9 GXB_TX6n GXB_RX6n IO_B3_AMO AD10 IO_B6_M22 GXB_TX5p GXB_RX5p 10_B3_AC9 AC9 IO_B6_M19 GXB TX5n GXB_RX5n N2× 10_B5_bx22 U22 IO_B3_AA8 GXB_TX4p GXB_RX4p 10_B5_X19 U19 GXB_RX4n N1 × 10_B3_AA7 GXB_TX4n 10_B3_XC8 AC8 IO_B6_M23 GXB TX3p GXB RX3p AC7 IO_B5_Y23 GXB_RX3n 10_B3_**X**C7 GXB_TX3n AC6 10_B3_**x**C6 GXB_TX2p GXB_RX2p IO_B6_L22 E2 U1 X IO B6 L21 IO B8 E2/PLL8 CLKOMTD GXB_TX2n GXB_RX2n GXB_RX1p GXB_RX1n AA2 W2 X 10_B5_**X**22 IO_B6_L19 GXB_TX1p × V3 T21 10 B5 **X**21 IO B3 W14 GXB TX1n IO_B3_W13 10_B5_**X**1.9 GXB_TX0p GXB_RX0n AA1 E1 GXB_TX0n 10_B3_A⊗13 AC13 IO_B6_K22 10_B3_A&12 AC12 IO_B6_K21 IO_B6_K20 I0_B5_**№**22 IO_B6_K19 10_B5_**№**20 10_B5_R19 R19 IO_B3_W11 10_B3_A&11 AC11 IO_B3_W10 10_B3_A&10 AC10 IO_B3_V14 10_B5_**№**20 P20 IO_B3_V13 P19 IO_B6_J20 10_B5_**№**19 10_B6_**№**23 F23 IO_B3_V12 10_B5_№23 P23 IO_B3_V11 10_B5_X24 Y24 IO_B3_U12 10_B5_W23 W23 IO_B7_C23 IO_B6_H22 10_B5_**x**23 AF23 IO_B7_C22 10_B4_AF23 AC24 IO_B7_C21 10_B5_A&24 AC23 IO_B7_C20 10_B5_A&23 10_B6_x23 L23 IO_B7_C19 10_B5_A824 AB24 IO_B6_G22 IO_B7_C18 10_B5_A**B**23 10_B6_₩23 K23 IO_B7_C17 10_B6_₩23 H23 IO_B7_D15 10_B5_AX24 AA24 IO_B6_F21 10_B5_AX23 AA23 IO_B3_AF12 IO_B4_X21 IO_B3_AF10 Y17 IO_B3_AE9 10_B4_X17 10_B4_W19 W19 IO_B3_AE7 10_B4_W18 W18 Cyclone IV FPGA — the host for the ZPU processor. 10 B3 AE6 10_B4_W17 W17 The Cyclone IV FPGA chosen for this design has a lot more I/O ports than are needed. 10_B3_AE5 10_B4_W16 W16 IO_B8_D14 This sheet just assigns them to no connect. 10_B4_W15 W15 IO_B8_C13 10_B4_X19 V19 IO_B3_AE13 10_B4_X18 V18 IO B8 C9 Sheet: /FPGA_2/ 10_B6_623 G23 IO_B8_C10 File: tranZPUter_fpga3_v2_0.sch Title: tranZPUter (FPGA III - Unassigned) Date: 2020-07-06 Size: A4 Rev: 2.0 KiCad E.D.A. kicad (5.1.2-1)-1ld: 7/7