




Sheet: Z80 Upgrade Sheet: NXP K64FX512 Sheet: Video Interface File: tranZPUter-SW_z80-700_v1_3.sch File: tranZPUter-SW_k64fx512-700_v1_3.sch File: tranZPUter-SW_VideoInterfrace-700_v1_3.sch Sheet: CPLD and FPGA Programming Sheet: Unsed FPGA Blocks Sheet: Power Supply File: tranZPUter-SW_CPLDFPGA_Programming-700_v1_3.sch File: tranZPUter-SW_FPGA2-700_v1_3.sch File: tranZPUter-SW_PowerSupply-700_v1_3.sch O LG1 Argo Logo Capabilities upgrade for the Sharp MZ80A. Providing upgraded hardware and an optional MPU for provision of SD services to host, alternative soft processors, ZPUTA Menu System and additional resources to enhance the Sharp MZ80A. Sheet: / File: tranZPUter-SW-700_v1_3.sch Title: tranZPUter SW 700 Size: A4 Date: 2020-06-19 Rev: 1.3 KiCad E.D.A. kicad (5.1.2-1)-1 ld: 1/7











× Y7 × Y8 IO_B3_Y7 IO_B5_N21 A4 × IO_B3_Y8 IO_B8_A4 ŶB2 P20<u></u> IO_B1_B2 IO_B5_P20 U5C IO_B7_E15 E15 IO_B6_J18 XE2 10_B1_E2 IO_B5_P21 × E3 × AB4 × F2 × G3 IO_B7_E16 IO_B6_J19 IO_B1_E3 IO_B8_A5 <u>202</u> IO_B6_J20 IO_B7_F11 10_B3_AB4 IO_B5_R17 IO_B6_J21 IO_B7_F13 R18 F14× IO_B1_F2 IO_B5_R18 10_B5_R22 IO_B7_F14 R19 IO_B1_G3 IO_B5_R19 <u>√K18</u> F150 R20× IO_B6_K18 IO_B7_F15 **2** G4 IO B1 G4 IO B5 R20 10_B8_B8 B8 X ÇK19 IO_B6_K19 R21× IO_B5_R21 <u>√K21</u> 10_B3_U10 U10× A6 × T17× IO_B6_K21 IO_B8_A6 U11× U9× 10_B8_A3 IO_B3_U11 IO_B5_T17 IO_B6_L21 I0_B3_U9 T18🗘 × B3 10_B3_V10 V10× IO_B5_T18 T19× 10_B8_B3 IO_B5_T19 V11_X U2 AB17 10 B2 U2 IO B3 V11 T20× IO_B1_H7 IO_B5_T20 10_B3_V5 V5 × IO_B4_AB17 AB3 <u>U19</u> 10_B3_AB3 IO_B5_U19 AB18 ×K1 IO_B4_AB18 IO_B3_V8 <u>U20</u> IO B1 K1 IO_B5_U20 V9 🗙 ÀB19 U21× IO_B4_AB19 10_B3_V9 IO_B2_W2 IO_B5_U21 AB20 10_B3_W10 W10 IO_B4_AB20 U22× IO_B4_R14 IO_B5_U22 <u>√ M4</u> 10_B3_W6 W6 10_B2_M4 XR16 XT15 XT16 XU12 XU14 V21_× IO_B4_R16 IO_B5_V21 M5 AA17 W7 X IO_B2_M5 IO_B3_W7 10_B5_V22 V22× IO_B4_T15 10_B3_W8 W8 × IO_B4_AA17 W19 IO B4 T16 IO_B5_W19 10_B3_Y10 Y10× AA18 IO_B4_AA18 10_B5_W20 W20 IO_B4_U12 1 <u>Y4</u> × AA19 10_B3_Y4 W21 IO_B4_AA19 IO_B5_W21 IO_B4_U14 10_B3_Y6 Y6 X AA20 IO_B4_AA20 VU15 10_B4_U15 10_B5_W22 W22× × J3 | 10_B1_J3 10_B8_C10 C10× XU16 10_B4_U16 10_B5_Y21 Y21× <u>C3</u> IO_B8_C3 IO_B1_J4 QU17 IO_B4_U17 IO_B5_Y22 <u>C4</u>× B21_× IO_B1_J5 IO_B8_C4 ×V12 ×V13 IO_B4_V12 IO_B6_B21 C6 × C7 × × J6 × C13 C202 I0_B1_J6 IO_B8_C6 IO_B4_V13 IO_B6_C20 IO_B8_C7 C21_× IO_B7_C13 IO_B4_V14 IO_B6_C21 <u>C8</u> C15 IO_B7_C15 IO_B8_C8 ×V15 ×V16 D20 IO_B4_V15 IO_B6_D20 C17 IO_B7_C17 10_B8_D10 D10X D21 IO_B6_D21 IO_B4_V16 Ç18 10_B8_D6 D6 × E21× A7× IO_B7_C18 <u>₩13</u> IO_B4_W13 IO_B6_E21 C19 D13 D7 🗙 IO_B7_C19 IO_B8_D7 IO_B4_W14 IO_B8_A7 10_B8_D8 D8 X 10_B2_V3 V3 × IO_B7_D13 Ŵ15 IO_B4_W15 <u>√D15</u> E5 $\hat{\times}$ IO_B7_D15 IO_B8_E5 W17 10_B2_V4 V4 × IO_B4_W17 D17 | IO_B7_D17 | D18 | IO_B7_D18 | IO_B7_ E6 × IO_B8_E6 XY13 T5 🗘 IO_B4_Y13 IO_B2_T5 ×114 ×115 ×117 ×117 ×121 IO_B8_E7 IO_B7_D18 IO_B4_Y14 IO_B6_F17 E8 × E9 × IO_B8_E8 F19× IO_B4_Y15 IO_B6_F19 F20× 10_B8_E9 IO_B4_Y17 IO_B6_F20 10_B8_F10 F10 F21× IO_B5_AA21 IO_B6_F21 F7 X IO_B8_F7 <u> 88</u> IO_B5_M16 IO_B8_A8 10_B8_F8 F8 × IO_B7_E14 M19 G18 IO_B6_G18 IO_B5_M19 IO_B8_F9 M20 M21 IO_B5_M20 IO_B6_H17 EP4CE75F484I7 IO_B8_G7 H18 IO_B5_M21 IO_B6_H18 10_B6_H19 H19 <u>P22</u> IO_B5_P22 N18 10_B6_H20 H20 IO_B5_N18 10_B6_H21 H21× ŶN19 IO_B5_N19 Unused components of the Cyclone IV FPGA. Sheet: /Unsed FPGA Blocks/ File: tranZPUter-SW_FPGA2-700_v1_3.sch Title: tranZPUter SW 700 (FPGA 2) Size: A4 Date: 2020-10-25 Rev: 1.3 KiCad E.D.A. kicad (5.1.2-1)-1ld: 7/7