










- Rev 0.5:
- Connect PLD pin 18 to CS
 - Set MEM1 to ground
 - Reserve 1 temporary
 - Add missing bypass caps
- Rev 0.6:
- Split off second PLD for addressing
 - Add two delay gates
 - Add 2 jumpers to 1st pld
 - Add 1 jumper to 2nd pld
 - Add input latch option
 - Add spare footprint
- Rev 0.10
- Add 74HCT14 for hysteresis
 - Invert BMEMW and BMEMR
 - Wire in the flipflop
 - wire addr set to CSIN on PLD
 - replace second PLD w/ GAL22V10D
 - add trigger flipflop
 - eliminate data in buffer
 - buffers on address bus



Memory Bank Selection, in 8K increments



DRAM Controller Read/Write Strokes
The goal here is when MEMR or MEMW is asserted, to trigger MR or MW on the DRAM controller, and hold it until XACK is received. XACK can come early, during the cycle, or it can come late, after the cycle. So you either have to wait for it, or to end the cycle early (and not accidentally re-assert).

Left flip-flop clocks in a 0 when BMEMR (or BMEMW) is asserted, and holds this until acked by the right flip-flop. Right flip-flop pretests to 1 when trigger by the left flip-flop, and holds this until the falling edge of XACK clocks in a 0. Reads: T1 is the trigger, OP1 is the strobe to the DRAM controller. Writes: T2 is the trigger, OP2 is the strobe to the DRAM controller.

