

Rev 0.5:  
 - Connect PLD pin 18 to CS  
 - Set MEML to ground  
 - Reserve 1 temporary  
 - Add missing bypass caps

Rev 0.6:  
 - Split off second PLD for addressing  
 - Add two delay gates  
 - Add 2 jumpers to 1st pld  
 - Add 1 jumper to 2nd pld  
 - Add input latch option  
 - Add spare footprint

Rev 0.10  
 - Add 74HCT14 for hysteresis  
 - Invert BMEMW and BMEMR  
 - Wire in the flipflop  
 - wire addr sel to CSIN on PLD  
 - replace second PLD w/ GAL22V10D  
 - add trigger flipflop  
 - eliminate data in buffer  
 - latches on address bus

Rev 0.15  
 - Option for compupro-like vs generator

Rev 0.18  
 - Added option WE-delay circuit  
 - Flipped polarity of CSIN

Rev 0.20  
 - Fix the jumpers on the 553!!!  
 - CAS, RAS not hooked up  
 - ORG0 output port needs noninverted data  
 - add 74S03 option

Rev 0.23  
 - hardware WE to pld-111  
 - hardware CASD to OP2  
 - add M/BMEM jumpers





