Parallel Processing Final: Jacobian Iterative Solver

Sarah Peachey & Nathan Schomer

March 17, 2018

1 Design

A while loop was used on the CPU to launch the GPU kernel and test for convergence. The kernel took initialized some shared memory thats the size of the tile/thread block. Then loaded values from the A matrix and the x vector into those shared memory tiles. The tiles ensured that the memory accesses were coalessed, which increases performance. Each tile of shared memory was then matrix vector multiplied and saved to a partial sum vector. A reduction algorithm that also takes advantage of coalessed memory accessing was then performed on the partial sum vector to calculate $\sum_{m\neq k} a_{m,k} x_m$. Which is then subtracted from the value in the b vector and is divided by the value on the diagonal. This is the new x value which is then used to calculate the error.

1.1 Showing the tiled approach matrix multiplication.

1.2 Showing the reducation algorithm and difference error calculation.

```
1
                int stride;
                for (stride=TILE_SIZE/2; stride>0; stride/=2){
 2
 3
                            if(tileCol<stride && tileCol+stride < TILE_SIZE)</pre>
                                        part_red[tileRow][tileCol]+=part_red[tileRow][t.
 4
 5
                            _syncthreads();
                }
 6
 7
          if (col==0){
 8
                            x_new[row] = ((double)Bd[row] - part_red[tileRow][0])/(double)
 9
                            \mathbf{double} = \operatorname{error} = (\operatorname{Xd}[\operatorname{row}] - \operatorname{x_new}[\operatorname{row}]) * (\operatorname{Xd}[\operatorname{row}] - \operatorname{x_new}[\operatorname{row}])
10
11
                            atomicAdd(diff, error);
                            //everything is divided by the diagonal element
12
13
                }
```

2 Discussion of speed up

Speed-up was calculated for the jacobian iterative solver on the GPU vs the CPU code with, Equation 1. As seen by the speed-up ratios in Table 1, with thread block the size of 32 threads there is considerable speedup, and increased speedup as the size of the matrix increased. This is probably do to the fact that since the matrix was larger more computation had to be performed so the data transfer time had less impact on the overal time. Furthermore, with a thread block the size of 16 threads the speedup was mostly slower except for the matrix with 2048 elements which was actually faster than with 32 sized thread blocks.

$$s = \frac{t_{serial}}{t_{parallel}} \tag{1}$$

Thread Block Size	Matrix Size	Speed-Up
16	512	2.131
16	1024	9.539
16	2048	28.503
32	512	2.117
32	1024	9.873
32	2048	24.962

Table 1: Speed-Up calculated on Xunil-05