


# KTMT - Kiến trúc máy tính nè

Kiến trúc máy tính \_ hợp ngữ (Trường Đại học Sư phạm Kỹ Thuật Thành phố Hồ Chí Minh)



Scan to open on Studocu



Question 5	Identify the correct sequence to update a page onto a flash memory?						
Complete  Marked out of 1.00	Step 3 the entire block is being read from flash into RAM then request data in page is update ▼						
	Step 1 the entire block of flash memory are erased ▼						
	Step 2 The entire block from RAM then is written back to the flash memory ▼						
	Your answer is incorrect.						
Question 6	Choose correct set of registers for x86 processor						
Complete  Marked out of	Data pointer to source memory in extra segment ES: SI ▼						
1.00	Pointer to variable in stack SS:  BP ▼						
	Instruction pointer CS: IP ▼						
	Data pointer in data segment DS:  BX ▼						
	Your answer is correct.						
Question <b>7</b>	Matak the definition of fine kine in DCW						
Complete	Match the definition of flag bits in PSW						
Marked out of 1.00	contains the carry of 0 or 1 from the leftmost bit after an arithmetic operation						
	determine the direction for moving or comparing data between memory areas DF ▼						
	determine whether an external interrupts are to be ignored or processed						
	the processor switches to single-step mode						
	Your answer is correct.						
Question 8 Complete	What are components of Von Neumann, namely IAS computer?						
Marked out of	Select one or more:  Monitor						
	<ul><li>□ Punched card reader</li><li>☑ CPU</li></ul>						
	✓ I/O Equipments						
	Your answer is correct.						
Question 9	Which is not correct about MOORE law?						
Complete  Marked out of	Select one or more:						
1.00	The number of transistors that could be put on a single chip was doubling every year  The number of transistors that could be put on a single chip was triple every year powed by:						
	<ul> <li>The number of transistors that could be put on a single chip was triple every year nowadays.</li> <li>Likely triple after 2000</li> </ul>						
	The number of transistors that could be put on a single chip was doubling every year except 1970s						
	Your answer is correct.						

Question 10 For better speed, in CPU design, engineers make use of the following techniques: Complete Select one or more: Marked ou Branch prediction Pipelining Speculative execution Faster CPU internal bus Your answer is correct. Question 11 To balance the super speed of CPU with the slow response of memory, which of the following measures have been made by engineers in system design? Complete Select one or more: Marked out of To move data directly by DMA Make wider data bus path Make use of both on-chip and off-chip cache memory Using higher-speed bus and us hierarchy Your answer is correct. Question 12 What is the meaning of Amdahl's law in processor performance evaluation? Complete Select one: Marked out of the cost reduce when moving from single-core to multicore processor 1.00 the potential speedup of a program using multiple processor compared to a single processor the speedup of a multicore processor when increasing system bus speed the maximum speedup of a multicore processor Your answer is correct. Question 13 What are the processor's instruction categories Complete Select one or more: Marked out of Data processing 1.00 Control Processor - Cache memory Processor - I/O Processor - Memory Memory - Memory (DMA) Your answer is correct. In computer, how does the processor serve multiple interrupt request from devices?

#### Select one:

- The processor can not process multiple interrupt requests
- Each device are assigned an interrupt priority, the device with higher priority will be served.
- Device with higher priority will use interrupt enable flag
- Each device are assigned an interrupt priority, the device with lower priority will be served.

Your answer is incorrect.




Question 15 Complete	Bus is a shared transmission medium, multiple devices connect to it but only one at a time can successfully transmit. Which component in computer facilitates this operation?
Marked out of	
1.00	Select one:
	Bus Arbiter
	Programmed I/O
	Direct Memory Access (DMA)
•	Bus master
	Your answer is correct.
Question 16 Complete	When many devices of different transmission speed connect to the same bus, the overall system performance suffers. How did the design engineers resolved this:
Marked out of	
1.00	Select one:
	PCI Express bus
	PCI bus
	<ul> <li>Split system bus into local bus and memory bus</li> </ul>
	Multiple-Bus hierarchies
•	
	Your answer is correct.
Question 1	What are the features of direct-mapping cache organization?
Complete Marked out of	Select one or more:
100	▼ Thrash> low hit ratio
	☐ faster
	✓ Simple and inexpensive
	small cache memory
	Sitial Cacife Memory
	Value and the same of
	Your answer is correct.
Question 18	Which ones are not correct for static RAM?
Complete	Which they are not correct to static town.
Marked out of	Select one or more:
1.00	Cost per bit is higher than dynamic RAM
	☐ faster than dynamic RAM because they are made from capacitor
	Cheaper than dynamic RAM because simpler chip controller
	Your answer is partially correct.
	You have correctly selected 2.
Question 19	Which one is not correct?
Complete	
Marked out of	Select one or more:
100	☑ EEPROM is erasable by exposing under UV
	■ PROM is non-volatile memory
	Your answer is correct.

Question 20 Complete Marked out of 1.00	Which statements are correct for HDDs?  Select one or more:  ✓ a. Bits are stored on tracks  ✓ b. Head, Track, Sector are key parameters for access data on hard disk    c. Bits are store randomly on disk surfaces    d. Head, Track, Cylinder are key parameters for access data on hard disk
	Your answer is correct.
Question 21 Complete Marked out of 1.00	What is correct about the function of TRIM command in SSD?  Select one:  Allow SSD to allocate memory pages in blocks properly for faster access
/	<ul> <li>Allow SSD to defragment scattered data stored in separate pages</li> <li>Allow OS to notify SSD the presence of occupied blocks of data which are no longer in use and can be erased internally</li> <li>Allow SSD to manage occupied pages and remove them automatically for later use</li> </ul>
	Your answer is correct.
Question 22 Complete Marked out of 1.00	Which set of registers are valid for addressing a memory location?  Select one or more:  ✓ DS:SI  ✓ DS:BX  ☐ SS:DI  ✓ CS:IP
	Your answer is correct.
Question 23 Complete Marked out of 1.00	Which are valid based index addressing?  Select one or more:  ☑ [BX+SI]
/	<ul><li>[SP+DI]</li><li>□ [DX+SI]</li><li>☑ [BX+DI]</li></ul>
	Your answer is correct.
Question 24 Complete Marked out of 1.00	Which are valid index addressing?  Select one or more:  ✓ [SI]
1	□ [DX] □ [BX] □ [BP]
	Your answer is partially correct. You have correctly selected 1.




Question 25 Complete Marked out of 1.00	8088 is 16 bit processor, the maximum addressable memory is:  Select one:  64M  1024K  640K  640M
	Your answer is correct.
Question 26 Complete Marked out of	Which are correct about the data registers of IA-32 processors:  Select one or more:  ✓ Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  ✓ complete 32-bit registers: EAX, EBX, ECX, EDX  ✓ Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  □ Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL
	Your answer is correct.
Question 27 Complete Marked out of 1.50	Which are correct about 32 bit index registers of IA-32 processors:  Select one or more:  ☑ EDI: 32 bit pointer to destination memory in data movement instructions  Ⅲ ESH,EDH: 16 bit pointers to higher memory above 1M  ☑ DI: 16 bit pointer to destination memory in data movement instructions  ☑ SI: 16 bit pointer to source memory in data movement instructions  ☑ ESI: 32 bit pointer to source memory in data movement instructions
	Your answer is correct.
Question 28 Complete Marked out of 1.00	Which statement is correct about interrupt vector table?  Select one or more:  Store in the ending area of 1024K of the main memory  Take up 1024 bytes in the main memory  Store on disk  Store in the beginning area of the main memory
	Your answer is correct.
Question 29 Complete Marked out of 1.00	Part of memory as shown in figure  Address 1D48 1D49 1D4A 1D4B 1D4C 1D4D 1D4E 1D4F  Value 03 7F F5 2D 5A 12 7B C0  The value of DX register follows the execution of MOV DX, [1D4D] is 127B. What is the endian type of this computer system  Select one:  Iittle-endian  level-endian  big-endian  non-endian
	Your answer is correct.



Complete
Marked out of
1.00

What can be concluded from the following chart of processor trends:



Select one:

- The multi-core processors and level off clock speed help to make heat dissipation of CPU chip less
- The number of transistors in chips produce more heat dissipation
- Heat dissipation in processor chip is increasing year after year since 1970
- The processor speed keeps increasing after 2003

Your answer is correct.

Question 35
Complete
Marked out of

1.00

To evaluate processor performance, the following indicators and formulas are used:

Cycles per instruction 
$$CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$$

Time to execute a program  $T = I_c \times CPI \times \tau$ 

Or 
$$T = I_c \times [p + (m \times k)] \times \tau$$

In which:

p: the number of processor cycles needed to decode and execute the instruction

m: the number of memory references needed

k: the ratio between memory cycle time and processor cycle time

τ: cycle time = 1/f

Which of the following system attributes affects  $\emph{\textbf{I}}\emph{\textbf{c}}$  (the number of instructions of a program)

Select one or more:

- Cache and memory hierarchy
- Processor implementation
- ✓ Instruction set architecture
- Compiler technology

Your answer is correct.

Question 36
Complete
Marked out of 1.00

To evaluate processor performance, the following indicators and formulas are used:

Which of the following system attributes affects cycle time  $\boldsymbol{\tau}$ 

Select one or more:

- Processor implementation
- Compiler technology
- Instruction set architecture
- Cache and memory hierarchy

Your answer is correct.

Restion 37
Complete
Marked out of 1.00

| Select one or more:
| reliability
| performance
| power consumption
| databus size
| size
| Address bus size
| Cost

Your answer is correct.

## Question 38 Complete

Complete

Marked out of

1.00

Select one:

2048K2048

0 4000

4096

Your answer is correct.


#### Question 39

Complete

Marked out of
1.00

Which of the following best describe the memory chip with pinout as shown below:

A memory chip has 12 address pins, determine the maximum memory words of this chip?



DQ: Data pinout

#### Select one:

DRAM 64Kx4-bit


SRAM 256Kx1-bit


DRAM 16Kx4-bit

SDRAM 64Kx4-bit

Your answer is correct.







Complete
Marked out of
1.00

Part of memory shown in figure

Address	1D48	1D49	1D4A	1D4B	1D4C	1D4D	1D4E	1D4F
Value	03	7F	F5	2D	5A	12	7B	C0

What is the value of EAX follow the execution of this code

MOV BX, 1D4C MOV EAX, [BX]

Answer: 125A

#### Question 48

Complete
Marked out of
1.00

the memory stack area of a program shown in figure

Address	1248	1D49	1D4A	1D4B	1D4C	1D4D	1D4E	1D4F
Value	03	7F	F5	2D	5A	12	7B	C0

The value of SP register is 1D48. What is the value of SI follows the execution of POP SI

Answer: 1D48

#### Question 49

Complete
Marked out of
1.00

the memory stack area of a program shown in figure

Address 1D50 1D51 1D52 1D53

Value AF 90 71 DA

The value of SP register is 1D50. What is the value of SP follows the execution of **PUSH SI** 

Answer: 1D4F

# Question 50 Complete

Marked out of 3.00

Consider two different machines, with two different instruction sets, both of which have a clock rate of 200 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs

Instruction Type	Instruction Count (millions)	Cycles Per Instruction	
Machine A			
Arithmetic and logic	8	1	
Load and store	4	3	
Branch	2	4	
Others	4	3	
Machine A			
Arithmetic and logic	10	1	
Load and store	8	2	
Branch	2	4	
Others	4	3	

Determine the effective, CPI, MIPS rate and execution time for each machine.

CPI\_b 1.92 ▼

CPU Time\_a 0.2 ▼

CPU Time\_b 0.23 ▼

CPI\_a 2.22 ▼

MIPs\_b 104 ▼

MIPs\_a 90 ▼


Your answer is correct.

		ume definitions for a request 2T storage.
RAID 1	Mirror volume	$2 \times 2T$ HDDs are needed, no data lost when the primary storage fails
Spanne	l Volume	2T HDD + more HDDs to extend storage, no fault tolerance, data lost when one HDD fails
RAID 0	Striped volume	2 x 1T HDDs are needed, enhance data transfer, no fault tolerance, data lost when one HDD fails
RAID5 \	olume	At least 3 x 2T HDDs, fault-tolerance, no data lost, no down-time
Your ans	wer is correct.	
and inst	uctions are 32 b	rocessor whose bus cycle is the same duration as that of a 16-bit microprocessor. Assume that, on average, 30% of the lits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching instance of microprocessor?
and inst operand Select o	ructions are 32 b with the 32-bit ne:	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst
and inst operand	ructions are 32 to with the 32-bit me:	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst
and inst operand Select o	ructions are 32 ts with the 32-bit ne: %	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst
sand instruction operand  Select o  100	ructions are 32 ts with the 32-bit ne: 6	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst
select o 104 154 177 234	ructions are 32 ts with the 32-bit ne: 6	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst
and inst operand  Select o  10 <sup>4</sup> 15 <sup>4</sup> 23 <sup>4</sup> Your ans	ructions are 32 ts with the 32-bit ne: //6 //6 //6 wer is correct.	oits long, 40% are 16 bits long, and 30% are only 8 bits long. Calculate the improvement achieved when fetching inst





# Nhóm 06-07-08CLC - Kiến trúc máy tính và hợp ngữ



State Finished

Kết thúc lúc Saturday, 8 April 2017, 1:22 PM

Thời gian thực 10 phút 13 giây

hiên

**Điểm** 22,25/22,25

**Điểm 10,00** out of 10,00 (**100**%)

#### Câu hỏi **1**

Đúng

Đạt điểm 1,00 trên 1,00



Given 8-bit floating-point binary format:

1 (sign) + 3 (exponent) + 4 (mantissa)

Convert the 8-bit floating point number 57 (in hex) to decimal.

5,75 Answer:

#### Câu hỏi 2

Đúng

Đạt điểm 1,50 trên 1,50

Păt cờ

A system programmer needs to divide -6247 by 300 (decimal). Instruct him to code in debug (number must be in hex) and the result should be?

MOV AX,E799 Step 1:

**CDW** Step 2:

MOV BX,012C Step 3:

**IDIV BX** Step 4:

Result:

**FFEC** AX =

**FF09** DX =

Your answer is correct.


Câu hỏi 3


Đúng


Write mask byte (in hex) to clear the lower 4 bit of a byte value with AND instruction.

This document is available on











■ TEST 
 ✓

OR

Your answer is correct.

#### Câu hỏi 16

Đúng

Đạt điểm 1,00 trên 1,00

Păt cờ



Given a row of memory image in debug

0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24

Initially, AX=BX=CX=DX=0, SI=121

What are value of CX,DX after execution of the following instructions?

MOV DX, [SI]

MOV CX, [SI+2]

Your answer is correct.

#### Câu hỏi 17

Đúng

Đạt điểm 1,00 trên 1,00

P Đặt cờ

Select correct match for register values at watch points:

MOV AX, 152D

ADD AX, 003F

watch point #1:

ADD AH, 10

watch point #2:

watch point #2:

watch point #1:

AL = 6C ▼

Your answer is correct.

#### Câu hỏi 18

Đúng

Đạt điểm 1,00 trên 1,00

Păt cờ

5F54F

A memory location located in extra segment which now has value of 564F. This memory managed


by ES:SI register-pair. SI now points to 905F. Compute the physical address of this memory


Answer:

location

This document is available on







Finish review







# THE EXAM PERFORMANCE PROGRAM INFORMATION TECHNOLOGY CENTER

Call Us: (+84 - 8) 38968641 - (+84 - 8) 38961333 ☑ Email: ic@hcmute.edu.vn

Dashboard ► Học kỳ 2 năm 2016 - 2017 ► Lớp Chất lượng cao ► CAAL240180\_16\_2\_8506 ► General ► Kiểm tra cuối kỳ đề 1

Started on Monday, 5 June 2017, 1:12 PM

State Finished

Completed on Monday, 5 June 2017, 2:22 PM

Time taken 1 hour 9 mins

Complete

Marked out of 1.20

```
Consider the following assembly instruction sequence
     CMP DL, 0
     JB x_label
     CMP DL, 9
     JA a_label
     ADD DL, 30h
     JMP x_label
a_label:
     CMP DL, 0Fh
     JA x_label
     ADD DL, 37h
x_label:
     MOV AL, DL
watch point:
Choose correct value of AL register at watch point for different value of DL?
DL=10
           38h
DL=8
           41h
DL=55h
           55h
DL=0FFh OFFh
```

#### Question 2

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of CF and OF at watch point?

MOV AX,FFF6h

MOV CX,1000h

IMUL CX

watch point:

Question 3 Complete Marked out of 0.50	Which could be correct ones for the destination operand in a data movement instruction?  Select one or more:  register  immediate data  memory location  all choices are correct
Question 4 Complete Marked out of 1.20	Write mask byte (in hex) to clear bit 2nd, 3rd, 5th of a byte value with AND instruction (LSB is 1st bit).  Answer: 10010111
Question 5 Complete Marked out of 0.50	if the location to which the control is to be transferred lies in a segment other than the current one, then the jump instruction is call  Select one:  intrasegment indirect mode  intrasegment mode  intrasegment mode  intrasegment direct mode
Question 6 Complete Marked out of 1.20	Convert the 32-bit floating point number 44363800 (in hex) to decimal.  Answer: 1144403968

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AX,FFFF

MOV CX,5

MUL CX

watch point:

# Question 8

Complete

Marked out of 0.50

In multiplication instruction, when the source operand is 16 bit, how can the result be taken?

Select one:

- from AX:DX pair
- from AX
- from EAX
- from DX:AX pair

#### Question 9

Complete

Marked out of 1.00

Given a row of memory image in debug

0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24

Initially, AX=BX=CX=DX=0, SI=128

What are value of AX,DX after execution of the following instructions?

MOV EDX, [SI]

MOV EAX, [SI+4]

Complete

Marked out of 1.00

Which statements are correct for HDDs?

Select one or more:

- Head, Track, Sector are key parameters for access data on hard disk
- Bits are stored on tracks
- Head, Track, Cylinder are key parameters for access data on hard disk
- Bits are store randomly on disk surfaces

#### Question 11

Complete

Marked out of 0.50

Which are correct action for SCASW string operation if DF is set (=1)

Select one or more:

- compare value in AL register with memory location pointed by DS:[SI]
- decrease DI by 2
- ✓ increase DI by 2

### Question 12

Complete

Marked out of 1.00

Given a row of memory image in debug

0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24

SI = 120, DI = 128

Select correct sequence of instructions to subtract words at [DI] from [SI] then store the result at memory location 12A

Question 13	The instruction that supports addition when carry exists is
Complete	
Marked out of 0.50	Select one:
	O DAS
	○ SBB
	<ul><li>ADC</li></ul>
	ADD
Question 14	
Complete	In computer, how does the processor serve multiple interrupt request from devices?
	Select one:
Marked out of 1.00	Each device are assigned an interrupt priority, the device with lower priority will be
	served.
	Device with higher priority will use interrupt enable flag
	The processor can not process multiple interrupt requests
	<ul> <li>Each device are assigned an interrupt priority, the device with higher priority will be</li> </ul>
	served.
Question 15	The following sequence of instructions are executed. What is the correct value of flag bits at
Complete	watch point?
Marked out of 1.00	MOV AL, 80
	MOV BL, 2
	MUL BL
	watch point:
	Overflow flag (OF) = reset ▼
	Carry flag (CF) = set ▼
	carry riag (or )
0 16	
Question 16	To test one bit in a byte value without destructing the byte, use instruction.
Complete	Select one:
Marked out of 0.50	○ AND
	○ OR
	<ul><li>NOT</li></ul>
	• TEST

# Question 17 Complete Marked out of 1.00 Select one or more: Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX complete 32-bit registers: EAX, EBX, ECX, EDX Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL

# Question 18

Complete

Marked out of 1.20

Convert 0.1015625 to IEEE 32-bit floating point format (1 sign+ 8 exponent + 23 mantissa)

Answer: Thay thuong tinh cho em 7d qua mon, em cam on!

#### Question 19

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV DL,FF

MOV AL, F6

IMUL DL

watch point:

#### Question 20

Complete

Marked out of 1.00

Choose correct features for SRAM and DRAM  $\,$ 


SRAM Faster access time, cost more per bit, smaller size

DRAM Slower access time, cheaper cost per bit, can manufacture with larger size

Complete

Marked out of 1.20

#### Given a flowchart of an algorithm:



#### Select the correct instruction sequence:

#### Select one or more:

- mov dl,10
  - cmp al,bl
  - jz n\_label
  - mov cl,1
  - shl dl,cl
  - jmp e\_label
  - n\_label:
    - add dl,10
  - e\_label:
    - mov dh,dl
- mov dl,10
  - cmp al,bl
  - jnz n\_label
  - add dl,10
  - jmp e\_label
  - n\_label:
    - mov cl,1
    - shr dl,cl
  - e\_label:
    - mov dh,dl
- - cmp al,bl
  - jnz n\_label
  - add dl,10
  - jmp e\_label
  - n\_label:
    - mov cl,1
    - shl dl,cl
  - e\_label:
    - mov dh,dl

mov dl,10
cmp al,bl
jnz n\_label
add dl,10
mov dh,dl
jmp e\_label
n\_label:
mov cl,1
shl dl,cl
e\_label:
mov dh,dl

#### Question 22

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL, 0F

ADD AL, F1

watch point:

Carry flag (CF) = neither set nor reset ▼

# Question 23

Complete

Marked out of 0.50

Which are correct action for STOSB string operation if DF is reset (=0)

Select one or more:

- decrease DI by 1
- Store 8-bit value from AL into memory location pointed by DS:[SI]
- ✓ increase DI by 1
- Store 8-bit value from AL into memory location pointed by ES:[DI]

Question 24 Complete Marked out of 1.00	What are components of Von Neumann, namely IAS computer?  Select one or more:  I/O Equipments  Monitor  CPU  Memory  Bus  Punched card reader
Question 25  Not answered  Marked out of 1.00	Compute the physical address of the next instruction will be execute if instruction pointer is 091D and code segment located at 1FAF  Answer:
Question 26 Complete Marked out of 1.00	Which set of registers are valid for addressing a stack memory location?  Select one or more:  SS:BP  SS:BX  DS:SI  SS:SP
Question 27 Complete Marked out of 0.50	The instruction that is used for finding out the codes in case of code conversion problems is  Select one:  XOR  JCXZ  XLAT  XCHG

Complete

Marked out of 0.50

To clear one or more bits in a byte value, use \_\_\_\_\_

Select one:

- OR
- NOT
- AND
- XOR

# Question 29

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

instruction.

MOV AL,-5

SUB AL,124

watch point:

not defined ▼

reset •

set

set

# Question 30

Complete

Marked out of 1.00

the memory stack area of a program shown in figure

Address	1D50	1D51	1D52	1D53
Value	AF	90	71	DA

The value of SP register is 1D50. What is the value of SP follows the execution of PUSH SI

Answer: 90

#### Question 31

Complete

Marked out of 1.00

Enter debug command to fill 256 bytes in data segment starting from 100 with value 0D

Answer: ADD 0D, 256[100]

Complete

Marked out of 0.50

Which are correct action for LODSB string operation if DF is reset (=0)

Select one or more:

- increase SI by 1
- Load 8-bit value at memory location pointed by ES:[DI] into AL
- Load 8-bit value at memory location pointed by DS:[SI] into AL
- decrease DI by 1

#### Question 33

Complete

Marked out of 1.20

```
Given a code snippet:
```

```
int n = 10;
do {
```

n--;

} while (n > 0);

Which ones are the equivalent logic sequence of instructions in Assembly

#### Select one or more:

```
mov cx, 10
```

a\_label:

dec cx

cmp cx, 0

. . . . .

jz e\_label

jmp a\_label

e\_label:

✓ mov cx, 10

a\_label:

.....

dec cx

loop a\_label

mov cx, 10

a\_label:

• • • • •

dec cx

cmp cx,0

jz a\_label

mov cx, 10

a\_label:

....

loop a\_label

Question 34 For better speed, in CPU design, engineers make use of the following technique	es:
Complete  Marked out of 1.00  Select one or more:  Speculative execution  Branch prediction  Faster CPU internal bus  Pipelining	

Complete

Marked out of 0.50

In multiplication instruction, when the source operand is 8 bit, \_\_\_\_\_ will be multiplied with source.

Select one:

- Whatever general purpose register
- BX
- AL
- AX

#### Question 36

Complete

Marked out of 1.00

Which are valid based index addressing?

Select one or more:

- [BX+SI]
- [BX+DI]
- ✓ [DX+SI]
- [SP+DI]

#### Question 37

Complete

Marked out of 1.00

Memory dump at 1D20:0200 as below:

1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70

Given value of registers: DS = 1D20, SI = 200, BX = 202, AX = 0103

Identify correct value of AX register after XLAT instruction is executed.

Complete

Marked out of 1.20

```
Given a code snippet (ax, bx are none negative integers):
if (ax >= bx)
  ax -=bx;
else
  bx -=ax;
What is the equivalent logic sequence of instructions in Assembly
Select one:
   cmp ax,bx
    jbe a_label
    sub ax,bx
    jmp x_label
   a_label:
    sub bx,ax
   x_label:
cmp ax,bx
    jb a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    ja a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    jnbe a_label
    sub ax,bx
    jmp x_label
   a_label:
```

sub bx,ax x\_label:

Question 39 Complete Marked out of 0.50	The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one: Immediate direct register index	
Question 40 Complete Marked out of 1.00	Part of computer memory is shown in figure  Address 1D48 1D49 1D4A 1D4B 1D4C 1D4D 1D4E 1D4F  Value 03 7F F5 2D 5A 12 7B C0  What is the value of AX register after instruction MOV AX, [1D4B] executed  Answer: 2D	
Question 41 Complete Marked out of 0.50	Which of the following instructions are not valid?  Select one or more:  MOV AX, [BP+2]  MOV AX, SI  MOV DS, B800h  MOV SP, SS:[SI+2]	

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point?

MOV AX,0020

MOV CX,0010

MUL CL

watch point:

#### Question 43


Complete

Marked out of 1.00

Basic functions that a computer can perform including:

Select one or more:

- Data movement
- Direct memory access
- Control
- Data storage
- Interrupt
- Data processing



Hereafter is instruction sequence to compute the sum of 8 bytes starting at memory address

200. Two lines of code are possibly missing. Choose correct one to fill in?

# Question 45

Complete

Marked out of 1.20

05:

**CWD** 

01: \_; possibly missing code 02: MOV AL, 0 03: MOV CX, 8 04: Loop\_label: 05: \_; possibly missing code 06: ADD AX, [SI]; 07: INC SI LOOP Loop\_label 08: 01: MOV SI, 200

# **ABOUT US**

The HCMC University of Technology and Education will become a top center of training, research, creativity, innovation and entrepreneurship in Vietnam, on a par with regional and worldwide prestigious universities.

This document is available and Mora Studocu

# **INFO**

News - Events

Admissions

Notification

Scholarships - jobs

# **CONTACT US**

No 1 Vo Van Ngan Street, Linh Chieu Ward, Thu Duc District, Ho Chi Minh City

▶ Phone: (+84 - 8) 38968641 - (+84 - 8) 38961333

#### Follow us









Copyright © 2016, HCMC University Of Technology and Education. All Rights Reserved. Powered by IT Center.



# THE EXAM PERFORMANCE PROGRAM INFORMATION TECHNOLOGY CENTER

Call Us: (+84 - 8) 38968641 - (+84 - 8) 38961333 ☑ Email: ic@hcmute.edu.vn

Dashboard ► Học kỳ 2 năm 2016 - 2017 ► Lớp Chất lượng cao ► CAAL240180\_16\_2\_8506 ► General ► Kiểm tra cuối kỳ đề 2

Started on Monday, 5 June 2017, 1:11 PM

State Finished

Completed on Monday, 5 June 2017, 2:20 PM

Time taken 1 hour 9 mins

Ouestion	1	ı
INIDETION		

Complete

Marked out of 1.20

Convert the 32-bit floating point number 44363C00 (in hex) to decimal.

Answer: 1144404992

#### Question 2

Complete

Marked out of 0.50

The instruction that subtracts 1 from the contents of the specified register/memory location is

#### Select one:

- SUB
- DEC
- SBB
- INC

#### 18/5/2018 Question **3**

Complete

Marked out of 1.00

Kiểm tra cuối kỳ đề 2

Memory dump at 1D20:0200 as below:

1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70

Given value of registers:

DS = 1D20, ES = 1D20,

DI = 20A, SI = 208,

BX = 202, AX = 0103, CX = 0003

and flag bit DF = 1

What is the correct value of AX, SI, DI registers after the instruction REP LODSW is executed?

#### Question 4

Complete

Marked out of 0.50

Which are correct action for SCASW string operation if DF is reset (=0)

Select one or more:

- compare value in AL register with memory location pointed by DS:[SI]
- decrease DI by 2
- increase DI by 2
- compare value in AL register with memory location pointed by ES:[DI]

#### Question 5

Complete

Marked out of 1.50

Which are correct about the Pointer registers of IA-32 processors:

Select one or more:

- Base Pointer (BP): The 16 bit pointer refers to stack memory
- Stack Pointer (SP): the 16 bit pointer to the top of stack
- Instruction Pointer (IP): the 16 bit register points to the next instruction to be execute
- Base Pointer (EBP): The 32 bit pointer refers to stack memory
- Stack Pointer (ESP): the 32 bit pointer to the top of stack
- Instruction Pointer (EIP): the 32 bit register points to the next instruction to be execute

Question 6 Complete Marked out of 1.00	What are components of Von Neumann, namely IAS computer?  Select one or more:  Punched card reader  Bus  Monitor  Memory  I/O Equipments  CPU
Question 7	Which statements are correct for HDDs?
Complete	
Marked out of 1.00	Select one or more:  Head, Track, Cylinder are key parameters for access data on hard disk
	✓ Head, Track, Sector are key parameters for access data on hard disk
	■ Bits are store randomly on disk surfaces
Question 8 Complete Marked out of 0.50	The instruction that loads effective address is  Select one:  LAHF  LDS  LEA  LES
Question 9  Not answered  Marked out of 1.00	Enter debug command to fill 250 bytes in the memory segment FED5 in computer memory starting from 100 with value AD  Answer:

# Question 10 The following sequence of instructions are executed. What is the correct value of EAX, EBX, EDX at watch point? Complete MOV EAX,00002000 Marked out of 1.00 MOV EBX,00100000 MUL EBX watch point: EAX = 00000002 ▼ 0000000 EDX = 00000000 00100000 EBX = 00021000 0000002 Question 11 Convert 39887.5625 to IEEE 32-bit floating point format (1 sign+ 8 exponent + 23 mantissa) in hex Not answered Marked out of 1.20 Answer: Question 12 The instruction, MOV AX, 1234h is an example of Complete Select one: Marked out of 0.50 Immediate addressing mode based index addressing mode direct addressing mode register addressing mode

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL, 78

MOV BL, 2

MUL BL

watch point:

#### Question 14

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL,-5

ADD AL,132

ADD AL,1

watch point:



#### Question 15

Complete

Marked out of 1.00

In computer, how does the processor serve multiple interrupt request from devices?

Select one:

- Device with higher priority will use interrupt enable flag
- Each device are assigned an interrupt priority, the device with higher priority will be served.
- The processor can not process multiple interrupt requests
- Each device are assigned an interrupt priority, the device with lower priority will be served.

This document is available on



Question 16 Complete	the instruction, JMP C008:2000h is an example of
Marked out of 0.50	Select one or more:
Marked out of 0.50	intersegment jump
	☐ far jump
	near jump
	✓ intrasegment mode
Question 17	In multiplication instruction, the result is taken from AX means the source operand is
Complete	bit
Marked out of 0.50	Select one:
	<ul><li>8</li></ul>
	<ul><li>16</li></ul>
	None of the choices are correct
	<ul><li>4</li></ul>
Question 18	Memory dump at 1D20:0200 shown as below:
Complete	1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70
Marked out of 1.00	Given value of registers:
	DS = 1D20, ES = 1D20, DI = 20A
	The following sequence of instructions is being executed:
	MOV SI,208h
	MOV AX,0040h
	MOV CX,000Ah
	CLD
	REPNZ SCASB
	watch point:
	What is the correct value of AX, SI, DI registers at watch point?
	SI = 020Ch ▼
	DI = 4030h ▼
	AX = 020Bh ▼

#### What is the correct value of SI, AL (in hex) at watch point: 01: MOV SI, 300h 02: MOV AL, 10h Marked out of 1.00 03: MOV CX, 7 04: Loop\_label: 05: MOV [SI], AL ADD AL,10h 06: INC SI 07: 08: LOOP Loop\_label watch point: SI 308h AL = 70h

#### Question 20

Question 19

Complete

Not answered

Marked out of 1.00

Physical address of a memory location is 5FE2E. This memory address located by DI register which now has value of 993E. Compute the memory address of data segment register

Answer:

#### Question 21

Complete

Marked out of 1.00

Basic functions that a computer can perform including:

Select one or more:

- Direct memory access
- Data movement
- Data processing
- Control
- Interrupt
- Data storage



Complete

Marked out of 1.20

```
Given a code snippet:
int ax, bx;
if (ax >= bx)
  ax -=bx;
else
  bx -=ax;
What is the equivalent logic sequence of instructions in Assembly
Select one:
cmp ax,bx
    jbe a_label
    sub ax,bx
    jmp x_label
   a_label:
    sub bx,ax
   x_label:
cmp ax,bx
    jl a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    jge a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    ja a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
```

Complete

Marked out of 1.20

```
Given an assembly code copying the memory buffer Buff1 to Buff2:
     PUSH DS
     POP ES
     LEA SI, Buff1
     LEA DI, Buff2
     MOV CX,20
     ;--- Start of block
cp_loop:
     MOV AL, Byte Ptr [SI]
     MOV Byte Ptr ES:[DI], AL
     INC SI
     INC DI
     LOOP cp_loop
     ; ---End of block
Choose equivalent string operations in place of block code from ---Start of block to ---End
of block
Select one or more:
       CLD
   cp_loop:
      MOVSB
      LOOP cp_loop
       CLD
   cp_loop:
```

# Question 24

Complete

Marked out of 0.50

After each execution of POP instruction, the stack pointer is

Select one:

increment by 1

REP MOVSB LOOP cp\_loop

**REP MOVSB** 

LOOP cp\_loop

CLD

STD cp\_loop: MOVSB

- increment by 2
- decrement by 2
- decrement by 1



Question 25	Given a row of memory image in debug  0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24  Initially, AX=BX=CX=DX=0, SI=128					
Complete						
Marked out of 1.00						
	What are value of AX,DX after execution of the following instructions?					
	MOV EDX, [SI]					
	MOV EAX, [SI+4]					
	EDX = 99007524 ▼					
	EAX = 203E8099 ▼					
Question 26	Part of memory shown in figure					
Not answered	Address 1D48 1D49 1D4A 1D4B 1D4C 1D4D 1D4E 1D4F					
Marked out of 1.00	Value 03 7F F5 2D 5A 12 7B C0					
	What is the value of AH follow the execution of this code:					
	MOV BX, 1D4D					
	MOV AX, [BX]					
	Answer:					
Question 27 Complete	Which are valid based indexed addressing?					
Marked out of 1.00	Select one or more:					
	☐ [SP][SI]					
	☐ [BP][SI]					

Complete

Marked out of 1.20

Consider the following assembly instruction sequence

XOR BX, BX

CMP DL, 5

JLE a label

CMP DL,17h

JGE a\_label

MOV BX, 10h

a\_label:

INC BX

watch point:

...

Choose correct value of BX register at watch point for different value of DL?



#### Question 29

Not answered

Marked out of 1.00

Part of computer memory are shown in figure.

Address	1D48	1D49	1D4A	1D4B	1D4C	1D4D	1D4E	1D4F
Value	03	7F	F5	2D	5A	12	7B	C0

What is the value of AX register after instruction MOV AX, 1D49 executed

Answer:				
---------	--	--	--	--

#### Question 30

Complete


Marked out of 0.50

To set one or more bits in a byte value, use \_\_\_\_\_ instruction.

Select one:

- NOT
- XOR
- AND
- OR





Complete

Marked out of 1.20

```
Given a code snippet:
if (a>=0 && a <=9)
  x = a + 30h;
else if (a >=10 && a <=15)
  x = a + 55;
The logic of the above code snippet in assembly is (with missing lines):
01:
        CMP DL, 0
02:
        -----; possibly missing code
03:
        CMP DL, 9
04:
        -----; possibly missing code
05:
        ADD DL, 30h
06:
        -----; possibly missing code
a_label:
08:
        CMP DL, 0Fh
09:
        -----; possibly missing code
10:
        ADD DL, 55
x_label:
12:
        MOV AL, DL
Choose correct missing instructions in the above sequence of instructions
02:
     JMP a_label ▼
06:
     JMP x_label
04:
     empty
09:
     empty
```

Complete

Marked out of 1.50

Given a row of memory image in debug

072C:FFF0 00 00 00 01 00 00 2C 07 - 07 01 2C 07 17 72 00 00

SS=072C, SP=FFF8, DS = 072C

Assume the stack now stores two (2) 16-bit parameters and one (1) 16-bit return address in following order: stack top (return address) >> parameter #1 >> parameter #2.

The following sequence of instructions are executed. What is the correct values at watch points?

MOV BP, SP

watch point #1 (BP):

MOV AX, [BP+2]

watch point #2 (AX):

ADD AX, [BP+4]

watch point #3 (AX):

MOV DI, 120

MOV [DI], AX

watch point #1:

AX = 2C07

watch point #2:

BP = FFF8

watch point #3:

SUB AX, [SI]

Complete

Marked out of 1.20

Given a code snippet to look for a value (from AL) in memory buffer Buff

Buff DB 11,22,33,44,55

.....

01: LEA DI, Buff

02: -----; possibly missing code

03: MOV AL,3304: MOV CX,5

a\_label:

05: -----; possibly missing code

06: CMP Byte Ptr [DI],AL

07: -----; possibly missing code

08: LOOPNZ a\_label

...

Choose correct missing instructions in the above sequence of instructions

05: INC DI ▼

07: DEC DI ▼

02: Empty ▼

#### Question 37

Complete

Marked out of 0.50

In multiplication instruction, when the value of source operand is 12 (decimal), the other operand is loaded in AX. Which registers can be used to load source operand?

Select one or more:

✓ DX

BX

CL

AX

DL



Question 38  Complete  Marked out of 1.00	The following sequence of instructions are executed. What is the correct value of AX and DX (in hex) at watch point?  MOV AX,FFF6h  MOV CX,1000h  IMUL CX  watch point:  AX= FFF6   DX= 6000   T
Question 39 Complete Marked out of 0.50	the instruction, CMP to compare source and destination operands by  Select one:  comparing subtracting dividing adding
Question 40 Complete Marked out of 0.50	To test one bit in a byte value which can be destructive. use instruction.  Select one:  TEST AND OR NOT
Question 41 Complete Marked out of 0.50	Which are correct input for XLAT instruction  Select one or more:  ✓ DS:[BX] pointed to look-up table  DS:[SI] pointed to look-up table  look-up index must be loaded into DL  look-up index must be loaded into AL

Complete

Marked out of 0.50

Which are correct action for LODSW string operation if DF is reset (=0)

Select one or more:

- ✓ increase SI by 2
- Load 16-bit value at memory location pointed by DS:[SI] into AX
- Load 16-bit value at memory location pointed by ES:[DI] into AX
- decrease DI by 2

#### Question 43

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV DL,19

MOV AL, F6

IMUL DL

watch point:

## Question 44

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of AX, DX at watch point?

MOV DL,FF

MOV AL,42

IMUL DL

watch point:

#### Question 45

Not answered

Marked out of 1.20

Write mask byte (in hex) to clear the lower 4 bit of a byte value with AND instruction.

Answer:

## **ABOUT US**

The HCMC University of Technology and Education will become a top center of training, research, creativity, innovation and entrepreneurship in Vietnam, on a par with regional and worldwide prestigious universities.

Read More »

# **INFO**

News - Events

Admissions

Notification

Scholarships - jobs

# **CONTACT US**

No 1 Vo Van Ngan Street, Linh Chieu Ward, Thu Duc District, Ho Chi Minh City

▶ Phone: (+84 - 8) 38968641 - (+84 - 8) 38961333

E-mail: ic@hcmute.edu.vn

#### Follow us










Copyright © 2016, HCMC University Of Technology and Education. All Rights Reserved. Powered by IT Center.





# THE EXAM PERFORMANCE PROGRAM INFORMATION TECHNOLOGY CENTER

Call Us: (+84 - 8) 38968641 - (+84 - 8) 38961333 ☑ Email: ic@hcmute.edu.vn

Dashboard ► Học kỳ 2 năm 2016 - 2017 ► Lớp Chất lượng cao ► CAAL240180\_16\_2\_8506 ► General ► Kiểm tra cuối kỳ đề 1

Started on Monday, 5 June 2017, 1:11 PM

State Finished

Completed on Monday, 5 June 2017, 2:20 PM

Time taken 1 hour 9 mins

Question	1	
Complete		

Marked out of 1.00

	ving sequence of instructions are executed. What is the correct value of flag bits at int?	
	MOV DL,FF	
	MOV AL,F6	
	IMUL DL	
MOV AL,F6		
OF =	eset •	
CF =	reset •	

# Complete Marked out of 0.50 In multiplication instruction, when the source operand is 16 bit, how can the result be taken? Select one: from DX:AX pair from EAX from AX:DX pair

#### Question 3

Not answered

Marked out of 1.20

from AX

```
Consider the following assembly instruction sequence
     CMP DL, 0
     JB x_label
     CMP DL, 9
     JA a_label
     ADD DL, 30h
     JMP x_label
a_label:
     CMP DL, 0Fh
     JA x_label
     ADD DL, 37h
x_label:
     MOV AL, DL
watch point:
Choose correct value of AL register at watch point for different value of DL?
DL=10
          Choose... ▼
DL=8
          Choose...
DL=55h
          Choose...
DL=0FFh Choose... ▼
```

#### Question 4 Hereafter is instruction sequence to compute the sum of 8 bytes starting at memory address 200. Two lines of code are possibly missing. Choose correct one to fill in? Complete 01: \_; possibly missing code Marked out of 1.20 02: MOV AL, 0 MOV CX, 8 03: 04: Loop\_label: 05: \_; possibly missing code 06: ADD AX, [SI]; 07: INC SI 08: LOOP Loop\_label MOV [SI],200 01:

Question 5

Complete

Marked out of 0.50

In multiplication instruction, when the source operand is 8 bit, \_\_\_\_\_ will be multiplied with source.

Select one:

**CWD** 

05:

- AX
- BX
- AL
- Whatever general purpose register

Question 6

Complete

Marked out of 1.00

Which are valid based index addressing?


Select one or more:

- ✓ [BX+DI]
- ✓ [DX+SI]
- [SP+DI]
- ✓ [BX+SI]

Not answered

Marked out of 1.20

#### Given a flowchart of an algorithm:



#### Select the correct instruction sequence:

#### Select one or more:

- mov dl,10
  - cmp al,bl
  - jnz n\_label
  - add dl,10
  - jmp e\_label
  - n\_label:
    - mov cl,1
    - shl dl,cl
  - e\_label:
    - mov dh,dl
- mov dl,10
  - cmp al,bl
  - jz n\_label
  - mov cl,1
  - shl dl,cl
  - jmp e\_label
  - n\_label:
    - add dl,10
  - e\_label:
    - mov dh,dl
- mov dl,10
  - cmp al,bl
  - jnz n\_label
  - add dl,10
  - jmp e\_label
  - n\_label:
    - mov cl,1
    - shr dl,cl
  - e\_label:
    - mov dh,dl

mov dl,10 cmp al,bl jnz n\_label add dl,10 mov dh,dl jmp e label n\_label: mov cl,1 shl dl,cl e\_label: mov dh,dl

#### Question 8

Complete

Marked out of 1.00

Part of computer memory is shown in figure

Address	1D48	1D49	1D4A	1D4B	1D4C	1D4D	1D4E	1D4F
Value	03	7F	F5	2D	5A	12	7B	C0

What is the value of AX register after instruction MOV AX, [1D4B] executed

Answer: 2D

#### Question 9

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point?

MOV AX,0020

MOV CX,0010

MUL CL

watch point:

Complete

Marked out of 1.00

Which set of registers are valid for addressing a stack memory location?

Select one or more:

- DS:SI
- SS:SP
- SS:BP
- SS:BX

#### Question 11

Complete

Marked out of 1.00

In computer, how does the processor serve multiple interrupt request from devices?

Select one:

- Each device are assigned an interrupt priority, the device with lower priority will be served.
- Device with higher priority will use interrupt enable flag
- Each device are assigned an interrupt priority, the device with higher priority will be served.
- The processor can not process multiple interrupt requests

#### Question 12

Complete

Marked out of 1.00

Given a row of memory image in debug

0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24

Initially, AX=BX=CX=DX=0, SI=128

What are value of AX,DX after execution of the following instructions?

MOV EDX, [SI]

MOV EAX, [SI+4]

Question 13	Basic functions that a computer can perform including:
Complete	
Marked out of 1.00	Select one or more:
	✓ Data movement
	Interrupt
	✓ Data processing
	✓ Data storage

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AX,FFFF

MOV CX,5

MUL CX

Direct memory access

watch point:

Not answered

Marked out of 1.20

```
Given a code snippet:
int n = 10;
do {
   n--;
\} while (n > 0);
Which ones are the equivalent logic sequence of instructions in Assembly
Select one or more:
      mov cx, 10
    a_label:
       dec cx
      cmp cx, 0
      jz e_label
      jmp a_label
    e_label:
 mov cx, 10
    a_label:
     loop a_label
 mov cx, 10
    a_label:
     ....
     dec cx
     cmp cx,0
     jz a_label
 mov cx, 10
    a_label:
     dec cx
     loop a_label
```

#### Question 16

Not answered

Marked out of 1.20

Write mask byte (in hex) to clear bit 2nd	, 3rd, 5th of a byte value w	ith AND instruction (LSB is 1st
bit).		

Answer:

Address 1D50 1D51 1D52 1D53 Value AF 90 71 DA  The value of SP register is 1D50. What is the value of SP follows the execution of PUSH SI  Answer: 90  Question 18 Complete Marked out of 0.50  Question 19 Complete Marked out of 0.50  Which are correct about the data registers of IA-32 processors:  Anaked out of 1.00  Which are correct about the data registers an be used as 8-bit data registers: AA, AB, CX, DX  Higher halves of the 32-registers can be used as 16-bit registers: EAH, EBH, EBL, ECH, EDL, EDH, EDL  complete complete S2-bit registers: EAX, EBX, ECX, EDX	Question 17	the memory stack area of a program shown in figure		
The value of SP register is 1D50. What is the value of SP follows the execution of PUSH SI  Answer: 90  Cuestion 18 Complete Marked out of 0.50  ROR NOT  OR NOT  The Instruction, MOV AX, 0005h belongs to which addressing mode? Select one: register direct index Immediate  Which are correct about the data registers of IA-32 processors: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: AA,BC,CX,DX Higher halves of the 32-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL	Complete	Address 1D50 1D51 1D52 1D53		
Answer: 90  Question 18 Complete Marked out of 0.50  Select one:  AND  XOR  OR  NOT  The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one:  register direct index index Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers: AA,BX,CX,DX Higher halves of the 32-registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL	Marked out of 1.00	Value AF 90 71 DA		
Complete Marked out of 0.50  Select one:  AND  XOR  OR  NOT  The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one:  register  direct  index  Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
Complete Marked out of 0.50  Select one:  AND  XOR  OR  NOT  The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one:  register  direct  index  Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
OR NOT  NOT  The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one: register direct index Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL	Complete	Select one:		
Question 19 Complete Marked out of 0.50  Complete Marked out of 0.50  Complete Index Immediate  Which are correct about the data registers of IA-32 processors:  Complete Marked out of 1.00  Complete Marked out of 1.00  Complete Marked out of 1.00  Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		○ XOR		
Complete Marked out of 0.50  The instruction, MOV AX, 0005h belongs to which addressing mode?  Select one:     register     direct     index     Immediate  Which are correct about the data registers of IA-32 processors:  Complete Marked out of 1.00  Which are correct about the data registers of IA-32 processors:  Lower halves of the 16-registers an be used as 8-bit data registers:     AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers:     EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		○ OR		
Select one:  register  direct index Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		○ NOT		
Select one:  register  direct index Immediate  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
Select one:  register  direct  index  Immediate  Which are correct about the data registers of IA-32 processors:  Complete  Marked out of 1.00  Which are correct about the data registers of IA-32 processors:  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers:  AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers:  EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		The instruction, MOV AX, 0005h belongs to which addressing mode?		
direct index Immediate  Which are correct about the data registers of IA-32 processors:  Complete Marked out of 1.00  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		Select one:		
Question 20 Complete Marked out of 1.00  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		<ul><li>register</li></ul>		
Question 20 Complete Marked out of 1.00  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		direct		
Question 20 Complete Marked out of 1.00  Which are correct about the data registers of IA-32 processors:  Select one or more: Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		o index		
Complete  Marked out of 1.00  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers:  AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers:  EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		• Immediate		
Complete  Marked out of 1.00  Select one or more:  Lower halves of the 16-registers an be used as 8-bit data registers:  AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers:  EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
Lower halves of the 16-registers an be used as 8-bit data registers: AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
AH,AL,BH,BL,CH,CL,DH,DL  Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX  Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL	Marked out of 1.00			
■ Higher halves of the 32-bit registers can be used as 16-bit registers: EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL				
EAH,EAL,EBH,EBL,ECH,ECL,EDH,EDL		■ Lower halves of the 32-registers an be used as 4 16-bit data registers: AX,BX,CX,DX		
complete 32-bit registers: EAX, EBX, ECX, EDX				



Question 21	What are components of Von Neumann, namely IAS computer?
Not answered	
Marked out of 1.00	Select one or more:
Marked out of 1.00	Monitor
	Memory
	I/O Equipments
	Punched card reader
	■ Bus
	□ CPU

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL,-5

SUB AL,124

watch point:

# Question 23

Complete

Marked out of 1.00

Enter debug command to fill 256 bytes in data segment starting from 100 with value 0D

Answer: F 100 1FF 0D

Question 24  Not answered  Marked out of 0.50	Which are correct action for STOSB string operation if DF is reset (=0)  Select one or more:  decrease DI by 1  Store 8-bit value from AL into memory location pointed by ES:[DI]  increase DI by 1  Store 8-bit value from AL into memory location pointed by DS:[SI]
Question 25 Complete Marked out of 1.00	For better speed, in CPU design, engineers make use of the following techniques:  Select one or more:  Pipelining  Branch prediction  Faster CPU internal bus  Speculative execution
Question 26 Complete Marked out of 1.00	The following sequence of instructions are executed. What is the correct value of CF and OF at watch point?  MOV AX,FFF6h  MOV CX,1000h  IMUL CX  watch point:  CF= reset   OF= reset   OF
Question 27 Complete Marked out of 0.50	Which are correct action for SCASW string operation if DF is set (=1)  Select one or more:  decrease DI by 2  compare value in AL register with memory location pointed by ES:[DI]  compare value in AL register with memory location pointed by DS:[SI]  increase DI by 2

### Question 28

Complete

Marked out of 1.00

Given a row of memory image in debug

0AE8:0120 13 96 D0 E0 D0 E0 A2 1E - 99 80 3E 20 99 00 75 24

SI = 120, DI = 128

Select correct sequence of instructions to subtract words at [DI] from [SI] then store the result at memory location 12A

Step 1:

MOV AX, [SI]

Step 2:

SUB AX, [DI]

Step 3:

MOV BX, 012A ▼

Step 4:

MOV [BX], AX

## Question 29

Complete

Marked out of 1.00

Select correct match for register values at watch points:

MOV AX, 4FCA

ADD AX, DDA9

watch point #1:

ADD AH, F3

watch point #2:

watch point #2:

AL = 73

watch point #1:

AH = 30


### Question 30

Complete

Marked out of 1.00

Compute the physical address of the next instruction will be execute if instruction pointer is 091D and code segment located at 1FAF

Answer: 2040D



### Question 35

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL, 0F

ADD AL, F1

watch point:

## Question 36

Complete

Marked out of 1.00

Memory dump at 1D20:0200 as below:

1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70

Given value of registers: DS = 1D20, SI = 200, BX = 202, AX = 0103

Identify correct value of AX register after XLAT instruction is executed.

#### Question 37

Not answered

Marked out of 1.20

```
Given a code snippet (ax, bx are none negative integers):
if (ax >= bx)
  ax -=bx;
else
  bx -=ax;
What is the equivalent logic sequence of instructions in Assembly
Select one:
cmp ax,bx
    jnbe a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    jb a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    jbe a_label
    sub ax,bx
    jmp x_label
   a_label:
     sub bx,ax
   x_label:
cmp ax,bx
    ja a_label
```

sub ax,bx jmp x\_label a\_label: sub bx,ax x\_label:

Question 38 Complete Marked out of 0.50	Which of the following instructions are not valid?  Select one or more:  MOV AX, SI  MOV AX, [BP+2]  MOV SP, SS:[SI+2]  MOV DS, B800h
Question 39 Complete Marked out of 0.50	if the location to which the control is to be transferred lies in a segment other than the current one, then the jump instruction is call
	Select one:  intrasegment direct mode  intersegment mode
	intrasegment mode
	intrasegment indirect mode
Question 40 Complete Marked out of 0.50	The instruction that supports addition when carry exists is Select one:
	<ul><li>ADD</li><li>ADC</li></ul>
	O DAS
	○ SBB
Question 41  Not answered	Convert 0.1015625 to IEEE 32-bit floating point format (1 sign+ 8 exponent + 23 mantissa)
Marked out of 1.20	Answer:

Question 42 Complete Marked out of 0.50	The instruction that is used for finding out the codes in case of code conversion problems is  Select one:  JCXZ  XCHG  XLAT  XOR
Question 43 Complete Marked out of 1.00	Which statements are correct for HDDs?  Select one or more:  Head, Track, Cylinder are key parameters for access data on hard disk  Head, Track, Sector are key parameters for access data on hard disk  Bits are stored on tracks  Bits are store randomly on disk surfaces
Question 44 Complete Marked out of 0.50	Which are correct action for LODSB string operation if DF is reset (=0)  Select one or more: increase SI by 1  Load 8-bit value at memory location pointed by ES:[DI] into AL  decrease DI by 1  Load 8-bit value at memory location pointed by DS:[SI] into AL
Question 45 Complete Marked out of 0.50	To test one bit in a byte value without destructing the byte, use instruction.  Select one: AND TEST NOT OR

# **ABOUT US**

The HCMC University of Technology and Education will become a top center of training, research, creativity, innovation and entrepreneurship in Vietnam, on a par with regional and worldwide prestigious universities.

Read More »

## **INFO**

News - Events

Admissions

Notification

Scholarships - jobs

## **CONTACT US**

No 1 Vo Van Ngan Street, Linh Chieu Ward, Thu Duc District, Ho Chi Minh City

▶ Phone: (+84 - 8) 38968641 - (+84 - 8) 38961333

#### Follow us










Copyright © 2016, HCMC University Of Technology and Education. All Rights Reserved. Powered by IT Center.

# THI Kiến trúc máy tính và hợp ngữ (Thi Chung)





Câu hỏi 3 Hoàn thành Đạt điểm 0,50	if the location to which the control is to be transferred lies in a segment other than the current one, then the jump instruction is called
Đạt điểm 0,50	
	Select one:
	intrasegment mode
	intersegment mode
	intrasegment indirect mode
	intrasegment direct mode
	O microsymum an each micro
<b>Câu hỏi 4</b> Hoàn thành	Structural components of computer include:
Đạt điểm 1,00	Select one or more:
	☐ Interrupt
	☑ Central processing unit
	☑ I/O
	□ DMA
Câu hỏi <b>5</b>	Which could be correct ones for the destination operand in a data movement instruction?
Hoàn thành	IIIStruction?
Đạt điểm 0,50	Select one or more:
	☐ immediate data
	☐ all choices are correct
	☑ register
Câu hỏi <b>6</b>	the instruction, JMP C008:2000h is an example of
Hoàn thành	Select one or more:
Đạt điểm 0,50	☐ intrasegment mode
	□ near jump
	intersegment jump
	☑ far jump
	E. Id. Jane
Câu hỏi <b>7</b>	Given a row of memory image in debug
Hoàn thành	0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24
Đạt điểm 1,00	SI = 120
	The following instruction is executed:
	MOV EAX, [SI+4]
	Assume the value in EAX is a 32-bit floating-point binary, what is the value of
	EAX in decimal?
	Answer: 4000

_	
Câu hỏi <b>8</b>	Given a code snippet:
Hoàn thành	int n = 10;
Đạt điểm 1,00	do {
	n;
	} while (n > 0);
	Which ones are the equivalent logic sequence of instructions in Assembly
	Select one or more:
	☑ mov cx, 10
	a_label: 
	loop a_label
	mov cx, 10 a_label:
	u_tubet.
	dec cx
	cmp cx,0
	jz a_label
	☐ mov cx, 10
	a_label:
	dec cx
	loop a_label
	☑ mov cx, 10
	a_label: dec cx
	cmp cx, 0
	jz e_label
	jmp a_label
	e_label:
Câu hỏi <b>9</b>	The following sequence of instructions are executed. What is the correct
Câu hỏi <b>9</b> Hoàn thành	The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point?
Hoàn thành	value of AX, CX, DX at watch point?
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  =  AX
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX FFFF
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  THE PROOF TO SERVICE AND TO SERVICE AN
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  The point is a second content in the point in
Hoàn thành Đạt điểm 1,00	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  The point is a second content in the point in
Hoàn thành	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB
Hoàn thành Đạt điểm 1,00	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F
Hoàn thành Đạt điểm 1,00	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).
Hoàn thành Đạt điểm 1,00 Câu hỏi 10 Không trả lời	value of AX, CX, DX at watch point?  MOV AX,30  MOV CX,FFFF  MUL CX  watch point:  CX  FFFF  AX  FFD0  DX  002F  Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).



oàn thành	After executing PUSH EAX instruction, the stack pointer
ạt điểm 0,50	Select one:
	increment by 1
	ø decrements by 4
	O decrement by 1
	increment by 2
4.0	
câu hỏi 12	Given an assembly code copying the memory buffer Buff1 to Buff2:
Không trả lời	PUSH DS POP ES
Đạt điểm 1,00	LEA SI, Buff1
	LEA DI, Buff2
	MOV CX,20
	; Start of block cp_loop:
	MOV AL, Byte Ptr [SI]
	MOV Byte Ptr ES:[DI], AL
	INC SI
	INC DI LOOP cp_loop
	, _ ,
	;End of block  Choose equivalent string operations in place of block
	Select one or more:
	□ CLD
	cp_loop:
	MOVSB
	LOOP cp_loop
	☐ STD cp_loop:
	MOVSB
	LOOP cp_loop
	□ CLD
	cp_loop:
	REP MOVSB LOOP cp_loop
	CLD  REP MOVSB
Câu hỏi <b>13</b>	the instruction that is used as prefix to an instruction to execute it repeatedly
Hoàn thành	until the CX register becomes zero is
Đạt điểm 0,50	Select one:
	○ CMPS
	○ SCAS
	○ CMPS
	REP
	G v.
	Write mask byte (in hex) to clear all the lower 7 bits of a byte value with AND
Câu hỏi <b>14</b>	instruction.
<b>Câu hỏi 14</b> Hoàn thành Đạt điểm 0,50	Answer: AND AL, 01111111B

ạt điểm 1,00	
3.6 1,00	Answer:
âu hỏi <b>16</b>	Given a row of memory image in debug
hông trả lời	072C:FFF0 00 00 01 00 00 2C 07 - 07 01 2C 07 17 72 00 00
at điểm 1,50	
ąt diem 1,50	SS=072C, SP=FFF8, DS = 072C
	Assume the stack now stores two (2) 16-bit parameters and one (1) 16-bit return address in following order: stack top (return address) >> parameter #1 >> parameter #2.
	The following sequence of instructions are executed. What is the correct values at watch points?
	MOV BP, SP
	watch point #1 (BP):
	MOV AX, [BP+2]
	watch point #2 (AX):
	ADD AX, [BP+4]
	watch point #3 (AX):
	MOV DI, 120
	MOV [DI], AX
	watch point #1: Chọn
	watch point #2: Chọn
	watch point #3:
<b>Câu hỏi 17</b> Hoàn thành Đạt điểm 0,50	The instruction that subtracts 1 from the contents of the specified register/memory location is  Select one:
	DEC
	○ SUB
	○ SBB ○ INC


Câu hỏi 18 Memory dump at 1D20:0200 shown as below: Không trả lời 1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70 Đạt điểm 1,00 Given value of registers: DS = 1D20, ES = 1D20, DI = 20AThe following sequence of instructions are executed: MOV SI,208h MOV AX,0040h MOV CX,000Ah CLD REPNZ SCASB watch point: What is the correct value of AX, SI, DI registers at watch point? DI Chọn... ∨ AX Chọn... ∨ SI Chọn... ∨ Câu hỏi 19 What is the meaning of Amdahl's law in processor performance evaluation? Hoàn thành Select one: Đạt điểm 1,00  $\ \bigcirc$  the cost reduce when moving from single-core to multicore processor the maximum speedup of a multicore processor  $\bigcirc$  the potential speedup of a program using multiple processor compared to a single processor  $\ensuremath{\bigcirc}$  the speedup of a multicore processor when increasing system bus speed Câu hỏi 20 Which are the correct actions for LODSW string operation if DF is reset (=0) Hoàn thành Select one or more: Đạt điểm 0,50 ☐ Load 16-bit value at memory location pointed by ES:[DI] into AX ☑ increase SI by 2 ☑ Load 16-bit value at memory location pointed by DS:[SI] into AX Câu hỏi 21 When many devices of different transmission speed connect to the same bus, the overall system performance suffers. How did the design engineers resolved Không trả lời this: Đạt điểm 1,00 Select one: O PCI Express bus Multiple-Bus hierarchies O PCI bus O Split system bus into local bus and memory bus

Câu hỏi 22	the instruction, CMP to compare source and destination operands by
Hoàn thành	
Đạt điểm 0,50	Select one:
	○ adding
	○ comparing
	○ dividing
	<ul><li>subtracting</li></ul>
Câu hỏi <b>23</b>	To balance the super speed of CPU with the slow response of memory, which
Hoàn thành	of the following measures have been made by engineers in system design?
Đạt điểm 1,00	Select one or more:
	☐ Make use of both on-chip and off-chip cache memory
	<ul> <li>Using higher-speed bus and us hierarchy</li> </ul>
	☑ To move data directly by DMA
	☑ 10 move data directly by DMA
Câu hỏi <b>24</b>	The following sequence of instructions are executed. What is the correct
Hoàn thành	value of AX, DX at watch point?
Đạt điểm 1,00	MOV DL,FF
54c dicini 1/00	MOV AL,42
	IMUL DL
	watch point:
	AX = FFBE Y
	AX = FFBE \( \times \) DX \( 0000 \times \)
	DX 0000 V
Câu hỏi <b>25</b>	DX 0000 V
<b>Câu hỏi 25</b> Hoàn thành	DX 0000 \times In the RCR instruction, the contents of the destination operand undergoes function as
Hoàn thành	DX 0000 \ = \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Hoàn thành	DX 0000 \( \) = \( \) In the RCR instruction, the contents of the destination operand undergoes function as \( \) Select one: \( \) carry flag is pushed into LSB then MSB is pushed into carry flag
	DX 0000 \ = 0000 \ In the RCR instruction, the contents of the destination operand undergoes function as Select one:
Hoàn thành	DX 0000 \( \) = \( \) In the RCR instruction, the contents of the destination operand undergoes function as \( \) Select one: \( \) carry flag is pushed into LSB then MSB is pushed into carry flag
Hoàn thành	DX 0000 \ = 0000 \ In the RCR instruction, the contents of the destination operand undergoes function as Select one:
Hoàn thành Đạt điểm 0,50	DX
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b>	DX
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	DX
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	DX
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b>	DX
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	DX 0000 \( \) = \( \) \(
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50 Câu hỏi <b>26</b> Hoàn thành	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50  Câu hỏi 26  Hoàn thành Đạt điểm 0,50	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50  Câu hỏi 26  Hoàn thành Đạt điểm 0,50  Câu hỏi 27  Hoàn thành	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50  Câu hỏi 26  Hoàn thành Đạt điểm 0,50  Câu hỏi 27	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:
Hoàn thành Đạt điểm 0,50  Câu hỏi 26  Hoàn thành Đạt điểm 0,50  Câu hỏi 27  Hoàn thành	In the RCR instruction, the contents of the destination operand undergoes function as  Select one:



Câu hỏi 28 Hoàn thành	Select correct match for register values at watch points:  MOV AX, 152D
Đạt điểm 1,00	ADD AX, 003F
	watch point #1:  ADD AH, 10  watch point #2:
	watch point #2: $AH = 25 \lor$ watch point #1: $AL = 6C \lor$
<b>Câu hỏi 29</b> Hoàn thành Đạt điểm 0,50	Which are the correct actions for SCASW string operation if DF is set (=1)  Select one or more:  ☑ decrease DI by 2  ☑ compare the value in AX register with 16-bit value at the memory location pointed by ES:[DI] and set/clear flag bits accordingly  ☐ increase DI by 2  ☐ compare the value in AX register with 16-bit value at the memory location pointed by DS:[SI] and set/clear flag bits accordingly
<b>Câu hỏi 30</b> Hoàn thành Đạt điểm 1,00	What is the correct value of SI, AL (in hex) at watch point:  01:
<b>Câu hỏi 31</b> Hoàn thành Đạt điểm 1,00	Select the correct sequence of instructions to compute -1024/128 (all values are in hex).  Step 1: CWD  Step 2: MOV CX,80  Step 3: MOV CL,80  Step 4: IDIV CL

àn thành	MOV BL, 8C	
t điểm 1,00	MOV AL, 7E	
	ADD AL, BL	
	watch point #1:	
	AL OA Y	
	Carry set	
	flag	



Câu hỏi <b>34</b>	After executing the POP EAX instruction, the stack pointer
Hoàn thành	Colort and
Đạt điểm 0,50	Select one:
	o degreements by 4
	o decrements by 2
	<ul><li>increments by 4</li></ul>
	increment by 1
25	
Câu hỏi 35 Hoàn thành	Sign-extend number BF (8-bit binary) to 16-bit. Write result in hex
	Answer: 191
Đạt điểm 0,50	,
Câu hỏi <b>36</b>	Which of the following instructions are not valid?
Hoàn thành	
Đạt điểm 0,50	Select one or more:
	☑ MOV DS, B800h
	☐ MOV AX, [BP+2]
	☑ MOV SP, SS:[SI+2]
	☐ MOV AX, SI
Câu hỏi <b>37</b>	The following sequence of instructions are executed. What is the correct
Hoàn thành	value of flag bits at watch point?
Đạt điểm 1,00	MOV AL, 0F
	ADD AL, F1
	watch point:
	Zero flag (OF)
	= reset
	Carry flag set
	(CF) =
Câu hỏi <b>38</b>	Major structural components of the CPU include:
Hoàn thành	Select one or more:
Đạt điểm 1,00	☑ Registers
	✓ Arithmetic and Logic Unit
	☐ Instruction Pointer (PC)
	☐ Instruction Former (FC)  ☐ Interconnections
	✓ Control Unit
	_
	☐ Instruction Register
Câu hỏi <b>39</b>	Consider a magnetic disk drive with 9 surfaces E12 tracks per surface and 64
Hoàn thành	Consider a magnetic disk drive with 8 surfaces, 512 tracks per surface, and 64 sectors per track. Sector size is 1 kB. What is the disk capacity
Đạt điểm 1,00	
Đặt dieili 1,00	Answer: 512 KB



40	
Câu hỏi <b>40</b>	What best describe the Spatial and Temporal Locality?
Hoàn thành	Tempor
Đạt điểm 1,00	al be exploited by keeping recently used instruction and data in cache memory and by exploiting a cache hierarc
	locality
	Spatial he exploited by maying data between cache and memory more efficient
	locality be exploited by moving data between cache and memory more efficient
Câu hỏi <b>41</b>	Given a code snippet:
Hoàn thành	int ax, bx;
Đạt điểm 1,00	
	if $(ax \ge bx)$
	ax -=bx;
	else
	bx -=ax;
	What is the equivalent logic sequence of instructions in Assembly
	Select one:
	cmp ax,bx
	jl a_label
	sub ax,bx
	jmp x_label
	a_label:
	sub bx,ax x_label:
	○ cmp ax,bx
	jbe a_label
	sub ax,bx
	jmp x_label
	a_label: sub bx,ax
	x_label:
	cmp ax,bx
	ja a_label
	sub ax,bx
	jmp x_label
	a_label: sub bx,ax
	x_label:
	cmp ax,bx
	jge a_label
	sub ax,bx
	jmp x_label
	a_label: sub bx,ax
	x_label:
Câu hỏi <b>42</b>	Which of the following is not a data copy/transfer instruction?
Hoàn thành	Select one or more:
Đạt điểm 0,50	Select one or more:  ☑ ADC
	□ MOV
	□ LEA
	☑ DAS
	Return to: General <b>→</b>


## 60 câu cấu trúc máy tính và hợp ngữ

- 1.Loại chương trình chứa mã, dữ liệu và stack trong các segment riêng là?
- a.EXE b.Doc c.Com d.ASM
- 2.Khi nạp một chương trình exe vào bộ nhớ để thực thi, trình nạp lưu địa chỉ của PSP trong các thanh ghi DS ES, địa chỉ của stack trong thanh ghi \_SS\_\_và kích thước của stack trong thanh ghi \_SP\_
- 3.Lệnh\_POP CX\_\_khôi phục word từ nơi mã SP trỏ tới trong stack vào thanh ghi CX và tầng SP
- 4.Chỉ dẫn \_END\_kết thúc định nghĩa chương trình
- 5.Phát biểu DB 12 DUP(50) định nghĩa 12 byte được khởi động với giá trị\_\_\_50

(Toán tử DUP dùng để lặp lại các dữ liệu với số lần quy định. Cú pháp: Count DUP(Các dữ liệu) -> lặp lại các dữ liệu với số lần Count.)

- 6.Giả sử Intel 8086 ở real mode,offset là 24h,thanh ghi segment chứa 0B500h,tính địa chỉ vật lý
- a.0B524h b.0B5024h c.24B5h d.240B5h
- 7.Một chương trình COM hạn chế trong một\_SEGMENT\_\_và kích thước tối đa là 64K
- 8.Lệnh để khởi động một thanh ghi với một địa chỉ offset là lệnh a.PUSH b.MOVZX c.LEA d.MOVSX e. C&D
- 9.Một địa chỉ\_OFFSET\_\_ bị giới hạn tới khoảng cách từ -32768 tới 32767 bye trong phạm vi cùng segment
- 10.Cờ\_CF\_ chứa một bít nhớ(0 hoặc 1) từ bit trật tự cao trong các thao tác toán học và một số lệnh dịch và quay.
- 11.Cờ \_SF\_\_ được set theo dấu sau 1 thao tác số học : dương set là 0 âm set là 1.
- 12.Kí tự Hex cho phím Tab là 09 cho Line feed là \_A\_\_và carriage return là D

Các ký tự điều khiển thường dùng là:



ASCII code (Hex) SYMBOL FUNCTION 7 BEL beep 8 BS backspace 9 HT tab A LF line feed D CR carriage return 13. Chức năng 02H của ngắt 10h xác định vị trí con trỏ 14. Mạch hỗ trợ nào không được tìm thấy trong hệ thống 8086 ở chế độ min a.Cache controller b.Clock generator c.Bus controller d.Trang lanch(k0 rõ nữa) 15.Cò D xác định hướng xử lý chuỗi: trái sang phải sử dụng lệnh CLD để xoá cờ D, phải sang trái sử dụng lệnh STD để set cờ D. 16.Giá trị số dương lớn nhất đối với số có dấu trong thanh ghi 8 bit là 127 17.Để nhân byte với byte, số bị nhân chứa trong thanh ghi AL, và số nhân là 1 byte trong bộ nhớ hoặc thanh ghi, sau khi nhân, tích số được chứa trong thanh ghi AX 18.Đối với phép chia, lệnh DIV xử lý dữ liệu không dấu, còn lệnh IDIV xử lý dữ liệu có dấu 19.Lênh AAA kiểm tra xem số Hex tân cùng bên phải của AL lớn hơn 9 hoặc cờ A có =1\_\_ số Hex tận cùng bên trái trong \_AL\_\_ 20. Trong hệ thống vi xử lý Bus là: Một nhóm các dây nối các tp trong hệ thống máy tính. Bus đc dùng để truyền địa chỉ, dữ liệu, thông tin điều khiển giữa vi xử lý và bộ nhớ các thiết bị IO. Truyền Dữ Liệu, Thông Tin

21. Trong hệ thống vi xử lý, trước khi thực hiện chương trình được chứa

## trong

a.Trong cổng vào ra b.Các bộ đệm trong vi xử lý c.Trên Bus dữ liệu d.Trong bộ nhớ bán dẫn

22.Khi có hàng đợi lệnh chương trình sẽ thực hiện nhanh dơn do: a.Không mất chu kỳ lấy lệnh từ bộ nhớ

b.Quá trình lấy lệnh thực hiện đồng thời với quá trình thực hiện lệnh

c.Quá trình thực hiện lệnh diễn ra nhanh hơn

d.Quá trình lấy lệnh diễn ra nhanh hơn

23.Để truy cập bộ nhớ CPU cung cấp địa chỉ gì cho bộ nhớ

a.Logic b.Vật lý c.Độ dời(offset) d.Đoạn(segment)

24. Thanh ghi DX là một thanh gi

a.Đa năng b.Đoạn c.Địa chỉ d.Dữ liệu

25. Nhóm các thanh ghi sau đây đều có thể sử dụng để giữ địa chỉ độ dời khi truy cập bộ nhớ dữ liệu?

a.IP,SP,AH,AL b.CS,DS,ES,SS c.BX,BP,DI,SI d.AX,BX,CX,DX

26. Thanh ghi nào được mặc định giữ số điểm trong các lệnh lặp? a.BX b.CX c.AX d.DX

27. Các thanh ghi nào giữ kết quả trong các lệnh nhân chia 16bit?

a.AX và BX b.AX và DI c.AX và DX d.AX và CX

28.Cờ Zero(ZF) của CPU 80286 được lặp lên 1 khi:

a.Kết quả các phép tính bằng 0

b.Kết quả các phép tính khác 0

c.Kết quả các phép tính lớn hơn 0

d. Kết quả các phép tính nhỏ hơn 0

29. Các khai báo dữ liệu sau, khai báo nào không bị lỗi

a. Xon DB 1,2,3,fh

b.Yes DB 4,7,h,9

c.Rel DB 19,7,6,10,3

d.Anh DB 9,3,8,7,0 // 1 byte

Tên biến mảng DB/DW/DD Các giá trị khởi đầu *Ví du:* 

M1 DB 4,5,6,7,8,9

30. Trong chế độ địa chỉ chỉ số nền, dữ liệu sử dụng trong lệnh nằm



trong một ô nhớ có địa chỉ bằng

a. Giá trị chứa trong thanh ghi BX hoặc BP

b. Giá trị chứa trong thanh ghi DI hoặc SI

c. Giá trị chứa trong thanh ghi BX hoặc BP cộng với trị chứa trong DI hoặc SI cộng với độ dời

d. Giá trị chứa trong thanh ghi DI hoặc SI cộng với một số độ dời

31. Sau khi thực hiện các lệnh

MOV AH,05

MOV AL,03

XCHG AH,AL

a.AH=03,AL=05 b.AH=AL=03 c.AH=AL=05 d.AH=05,AL=03

32.(k0 rõ)

thì sau khi thực hiện các lệnh

MOV AL,3

LEA BX,LP

**XFLAT** 

sẽ được

a.BX=1000H, AL=27H b.0000H,AL=27 c.BX=0027h,AL=0

d.BX=1000H,AL=1Bh

33.Giả sữ AL=9, AH=7, sau khi thực hiện các lệnh sau AX sẽ có giá trị bằng

ADD AL, AH

DAA

**ADD AX,3030H** 

ADD AL, AH

**AAA** 

a.0007h b.0037h c.3803h d.3037h

34.Giả sử AX=9,BX=12 sau khi thực thi lệnh CMP AX,BX sẽ có:

a.CF=0,ZF=0 b.CF=0,ZF=1 c.CF=1,ZF=0 d.CF=1,ZF=1

35.Giả sử AH=02,AL=03 sau khi chạy lệnh MUL AH sẽ được:

a.AH=02 b.AH=06 c.AH=0 d.AH=03

36.Giả sử AL chứa mã ASCII của một số từ 0 đến 9 sau lệnh AND

## AL,0FH thì

- a.AL=0 b.AL là mã BCD của số đó
- c.AL vẫn là mã ASCII của số đó d.AL=0FH
- 37.Để đảo trạng thái các bit trong một thanh ghi có thể
- a.XOR nó với 00H b.OR nó với FFH c.AND nó với FFH d.XOR nó với FFH
- 38.Giả sử AL=35H,CL=4 sau lệnh SHR AL,CL sẽ được
- a.AL=5,CL=0 b.AL=3,CL=4 c.AL=3,CL=0 d.AL=5,CL=4
- 39.Lệnh JPE M chuyển điều khiển chương trình tới nhãn M khi
- a.PF=1 b.ZF=0 c.ZF=1 d.PF=0
- 40. Sau lệnh LOOP các giá trị nào có thể bị thay đổi
- a.BX và CF b.BX và ZF c.CX và CF d.CX và ZF
- 41. Hàm 02 ngắt 21h của Dos là hàm
- a.Trả điều khiển về hệ điều hành
- b.Hiện một ký tự lên màn hình
- c.Hiện một chuỗi kí tự lên màn hình
- d.Nhập một ký tự từ bàn phím
- 42.Bù 2 của sô 00101111 là
- a.10110111 b.01010100 c.11001000 d.11010001
- 43. Hàng đợi lệnh cho phép bộ xử lý làm gì
- a.Cho qua các lệnh không mong muốn
- b.Xử lý nhiều lệnh tại một thời điểm
- c.Chờ cho lệnh kế được thực thi
- d.Tìm trước và nạp các lệnh
- 44. Stack segment chứa
- a.Bộ nhớ chỉ đọc
- b.Dữ liệu được định nghĩa của một chương trình bằng số, và vùng làm việc
- c.Các giá trị mà một chương trình cần lưu tạm thời
- d.Các lệnh máy để thực thi
- 45.Ký hiệu nào chỉ ra rằng các kí tự theo sau nó là các chú thích a.Khoảng trắng b.Dấu phẩy c.Dấu sao d.Dấu chấm phẩy

- 46.Để chạy từng lệnh trong đoạn chương trình dùng debug, ta dùng lệnh
- a.R Xem or sửa nd thanh ghi
- b.A Dịch một ct ra mã máy
- c.P Chạy từng bước
- d.Q Thoát khỏi ct debug và trở về hệ điều hành
- 47. Trong một chương trình exe ta phải
- a.Khởi động giá trị cho thanh ghi AX
- b.Khởi động giá trị cho thanh ghi DS
- c.Không cần khởi động giá trị cho DS
- d.Cả ba câu trên đều sai
- 48.Lệnh MOVSB mỗi lần di chuyển một byte dữ liệu từ nguồn vào đích, đồng thời tăng hoặc giảm các thanh ghi DI,SI một đơn vị
- 49.Để đưa nội dung từ công 1234h vào thanh ghi AL,ta dùng lệnh
- a.IN 1234h b.IN AL,1234h c.MOV DX,1234h và IN AL,DX d.MOV AL,DX
- 50.Để điều chỉnh phép trừ 2 số BCD dạng nén, ta dùng lệnh
- a.DAS b.AAS c.AAA d.DAA
- 51. Mục đích của tín hiệu BHE là gì?
- a.Cho phép truy cập byte cao của một từ
- b.Cho phép truy cập byte thấp hoặc word
- c.Cho phép truy cập toàn bộ một word
- d.Cho phép treo bus
- 52. Tại sao 8086 có bus địa chỉ và dữ liệu được ghép kênh
- a.Để tăng hiệu suất
- b.Cho phép bộ nhớ chậm hơn
- c.Để đơn giản hoá mạch bên ngoài
- d.Để tiết kiệm số chân của vi xử lý
- 53.8086 có bus dữ liệu và địa chỉ được ghép kênh, làm thế nào để phân kênh.
- a.Mạch chốt b.Bus transceiver c.Bus controller d.Mạch phát xung clock 54.Một chu kỳ bus của 8086 mất ít nhất 4 chu kỳ xung clock, nếu vi xử lý có tần số xung clock là 4MHz, tốc độ tối đa của bus dữ liệu là :

a.4Mb/s b.4MB/s c.2MB/s d.20MB/s

55. Cái gì sau đây không phải là đặc điểm của 8086

a. Hoàn toàn tương thích ngược với 8086

b.Bộ nhớ vật lý 16MB

c.Hỗ trợ real mode và protected mode

d.Các thanh ghi đa dụng 32 bit //16 bit

56. Protected mode trong 80286 thực hiện để hỗ trợ

a.Các hệ điều hành đa nhiệm

b.Over...processes

c.Bô nhớ cache

d.....Security

57. Mục đích chính của bộ xử lý 8038

a.Điều khiển bộ nhớ cache

b.truy cập đĩa...nhanh

c.Thực hiện nhanh các thao tác....

d.Tưng bộ nhớ vật lý

58.Để dịch ngược nội dung bộ nhớ ra mã hợp ngữ ta dùng lệnh:

a.A b.R c.U d.F

59. Dùng lệnh....để nạp nội dung của tập tin COM vào bộ nhớ ở địa chỉ offset...

a.N 300 b.l 100 c.W 100 d.P 100

60.Để thi hành lệnh trong debug ta dung lệnh

a.P b.T c.R d.Ca a và b