- The Register File can be read and written in the same cycle.
- It has HW for detecting hazards and stall in Decode stage if necessary.
- It has the forwarding technique.
- Branches are resolved at Decode using stalls.
- Structural hazards at the MEM stage are detected and resolved via stalling in the last stage of execution.
- WAW hazards are resolved by avoiding the write of the first instruction.


#### The following program is executed in this processor:

LD	F10,0(R1)								
MULD	F4,F0,F10								
LD	F12,0(R2)								
ADDD F2,F12,F4									
LD	F4,8(R1)								
MULD	F12,F4,F12								
LD	F12,16(R1)								

Functional Unit	Number	Latency	Pipelined
FP ADD	1	2	YES
FP MUL	1	5	YES
Int ALU	1	1	NO

a)Represent the instruction/time diagram for the program and highlight the forwardings that take place. b)Calculate the CPI.

The Register File can be read and written in the same cycle.



It has the forwarding technique.



#### Forwarding (or bypassing)

 Send data as soon as it is computed to the stages that need it without waiting for it to be written on to the register bank

```
Case 1:

add r1,r2,r3

sub r4,r1,r3

Case 2:


add r1,r2,r3

sub r4,r5,r3

and r6,r1
```


### 5. Pipelining: Data Hazards

### RAW Hazards in the basic pipeline: Forwarding implementation



Control information in green, data in light blue


### RAW Hazards in the pipeline with multicycle functional units: Forwarding



Branches are resolved at Decode using stalls.

Computes the branch target address and evaluates the condition in the ID stage.

Transforms the fetched instruction into a nop (flush) if branch is taken




Structural hazards at the MEM stage are detected and resolved via stalling in the


last stage of execution.


MULTD F0,F4,F6	IF	ID	Mul1	Mul2	Mul3	Mul4	Mem	WB	
ADDD F2, F10,F8		IF	ID	Add1	Add2	Add3	Mem	WB	





WAW hazards are resolved by avoiding the write of the first instruction.






The following program is executed in this processor:

```
LD F10,0(R1)
MULD F4,F0,F10
LD F12,0(R2)
ADDD F2,F12,F4
LD F4,8(R1)
MULD F12,F4,F12
LD F12,16(R1)
```

- a) Represent the instruction/time diagram for the program and highlight the forwardings that take place.
- b) Calculate the CPI.



Second step: remember how to solve each problem (past slides)

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
LD	F10,0(R1)	IF	ID	EX	MEM	WB															
MULD	F4,F0,F10		IF	IDp	ID	X1	X2	X3	X4	X5	MEM	WB									
 LD	F12,0(R2)				IF	ID	EX	MEM	WB												
ADDD	F2,F12,F4					IF	IDp	IDp	IDp	ID	A1	A2	MEM	WB							
LD	F4,8(R1)									IF	ID	EXP	EX	MEM	WB						
 MULD	F12,F4,F12										IF	IDp	IDp	ID	X1	X2	Х3	X4	X5	MEM	MB
LD	F12,16(R1)													IF	ID	EX	MEM	WB			