

Lesson 3: Advanced combinatorial design

Multi-module design, functional units and iterative networks

Outline

CONTRACTOR OF THE PARTY OF THE


- 1. Combinatorial modules
- 2. Sharing resources
- 3. Iterative networks
- 4. Techniques to improve the performance
 - Tree networks
 - 2. Anticipation: fast adders
- 5. Integer arithmetic

Decoder

Combinatorial circuit with n inputs and 2^n outputs. Each output is one of the minterms that can be generated with n variables:

$$D_{i} = \int_{1}^{n} 1 \quad if \ A = i, where \ A = \bigotimes_{j=0}^{n-1} A_{j} 2^{j} for \ 0 \ \text{£ } i \ \text{£ } 2^{n} - 1$$

$$0 \quad \text{otherwise}$$



Decoder, VHDL coding



```
entity decoder is
    port ( sel: in std logic vector (2 downto 0);
           res: out std logic vector (7 downto 0) );
end decoder:
-- Code of a decoder with fixed length
architecture rtl 1 of decoder is
begin
    res <= "00000001" when sel = "000" else
           "00000010" when sel = "001" else
           "00000100" when sel = "010" else
           "00001000" when sel = "011" else
           "00010000" when sel = "100" else
           "00100000" when sel = "101" else
           "01000000" when sel = "110" else
           "10000000";
end rtl 1;
-- Vivado does not infer a decoder. It generates logic
-- Generic parameters can be easily used
architecture rtl 2 of decoder is
begin
    process(sel)
    begin
        res <= (others => '0');
        res(to integer(unsigned(sel))) <= '1';
    end process;
end rtl 2;
```

Encoder, VHDL coding



```
-- Vivado synthetizes the priority encoder with logic
entity priority encoder is
    port ( sel: in std logic vector (7 downto 0);
           code: out std logic vector (2 downto 0) );
end priority encoder;
architecture rtl of priority encoder is
begin
    code <= "111" when sel(7) = '1' else
            "110" when sel(6) = '1' else
            "101" when sel(5) = '1' else
            "100" when sel(4) = '1' else
            "011" when sel(3) = '1' else
            "010" when sel(2) = '1' else
            "001" when sel(1) = '1' else
            "000" when sel(0) = '1' else
            *** - - - *** ;
end rtl;
```


5

Multiplexer, VHDL coding





High-level description

$$y = x_s$$
, where $s = \sum_{j=0}^{n-1} x_j 2^j$



Implementation





$$y = x_0 \bar{s}_1 \bar{s}_0 + x_1 s_1 \bar{s}_0 + x_2 \bar{s}_1 s_0 + x_3 s_1 s_0$$

Multiplexer, VHDL coding

```
entity MUX8_1 is
    port( sel: in std_logic_vector(2 downto 0);
        data: in std_logic_vector(7 downto 0);
        z: out std_logic );
end MUX8_1;
```

```
architecture rtl_1 of MUX8_1 is
begin
    with sel select
    z <= data(0) when "000",
         data(1) when "001",
         data(2) when "010",
         data(3) when "011",
         data(4) when "100",
         data(5) when "101",
         data(6) when "110",
         data(7) when others;
end rtl_1;</pre>
```

```
architecture rtl_2 of MUX8_1 is
begin
    Z <= data(to_integer(unsigned(sel)));
end rtl_2;</pre>
```



Adder, VHDL coding



```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity adder is
    generic( n: natural := 8 );
   port( a : in std logic vector(n-1 downto 0);
              : in std logic vector(n-1 downto 0);
          ci : in std logic;
          sum : out std logic vector(n-1 downto 0);
              : out std logic );
end adder;
architecture rtl of adder is
    signal sum u: unsigned(n downto 0);
begin
    sum u <= unsigned("0" & a) + unsigned("0" & b) + unsigned'("0" & ci);</pre>
          <= std logic vector(sum u(n-1 downto 0));</pre>
    sum
          <= sum u(n);
    CO
end rtl;
```

Adder/Subtractor VHDL coding

```
entity adder sub is
    generic( n: natural := 8 );
    port( a : in std logic vector(n-1 downto 0);
          b : in std logic vector(n-1 downto 0);
          op : in std logic;
          res : out std logic vector(n-1 downto 0) );
end adder sub;
architecture rtl of adder sub is
    component adder
        generic( n: natural := 8 );
        port( a : in std logic vector(n-1 downto 0);
              b : in std logic vector(n-1 downto 0);
              ci : in std logic;
              sum : out std logic vector(n-1 downto 0);
              co : out std logic );
    end component;
    signal op v : std logic vector(n-1 downto 0);
begin
    op v \le b \times (b'range => op);
    U ADD: adder
        generic map(n)
        port map (
            a => a,
            b \Rightarrow op v,
            ci => op,
            sum => res,
            co => open );
end rtl;
```

Comparator VHDL coding



```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity comparator is
    generic( n: natural := 8 );
    port( a : in std logic vector(n-1 downto 0);
          b : in std logic vector(n-1 downto 0);
          cmp : out std logic );
end comparator;
architecture rtl of comparator is
begin
    cmp <= '1' when a >= b else '0';
end rtl;
```

Comparator VHDL coding



```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity comparator is
   generic( n: natural := 8 );
   port( a : in std logic vector(n-1 downto 0);
         b : in std logic vector(n-1 downto 0);
         cmp : out std logic );
end comparator;
architecture rtl of comparator is
begin
   end rtl;
       [un]signed(a) >= [un]signed(b)
```

Outline

T L

- 1. Combinatorial modules
- 2. Sharing resources
- 3. Iterative networks
- 4. Techniques to improve the performance
 - 1. Tree networks
 - 2. Anticipation: fast adders
- 5. Integer arithmetic

Basic idea


Study the structure of the design to reduce the amount of HW resources, sharing logic between operations

- Main ideas:
 - Reuse of operators
 - Avoid multiplexing operations
 - Identify non-concurrent operations

Example I



Do no multiplex operations



Vivado is able to identify some of these situations and optimize


Example I

```
A TE
```

```
entity dsp is
      generic( n: natural := 8 );
      port( a, b, c : in std logic vector(n-1 downto 0);
            ctrl : in std logic;
                     : out std logic vector(n-1 downto 0) );
             res
    end dsp;
    architecture rtl dsp of dsp is
      signal res u : unsigned (n-1 downto 0) ;
    begin
      p op : process (a,b,c,ctrl)
      begin
        case ctrl is
          when '1'
                       => res u <= unsigned(a) + unsigned(b);</pre>
          when others => res u <= unsigned(b) + unsigned(c);</pre>
        end case;
      end process p op;
      res <= std logic vector(res u);
    end rtl dsp;
Logs in Vivado - INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared.
Detailed RTL Component Info :
+---Adders:
                       8 Bit Adders := 1
            2 Input
+---Muxes:
            2 Input
                       8 Bit
                                 Muxes := 1
```

Example II

How can this design be implemented using just one adder?






Example II



Yes, it can!



```
p_op : process (a,b,c,d,f,ctrl1,ctrl2)
begin
case ctrl1 is
  when '1' =>
    res_u<=unsigned(a)+unsigned(b);
when others =>
    case ctrl2 is
    when '1' =>
        res_u<=unsigned(b)+unsigned(c);
    when others =>
        res_u<=unsigned(d)+unsigned(f);
    end case;
end process p op;</pre>
```

<u>Logs in Vivado</u> - INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared (this log appears twice)


Share Functional Units (FUs)



- Group simple FUs into more complex FUs:
 - Multifunction Unit
- When?
 - The Multifunctional Unit plus interconnection cost is less than the cost of the simple UFs
 - The operations are NOT simultaneous
- How? By using a compatibility graph

Example III

 Implement a Multifunctional Unit: add, subtract, maximum, minimum and absolute value



Outline


T E

- 1. Combinatorial modules
- 2. Sharing resources
- 3. Iterative networks
- 4. Techniques to improve the performance
 - Tree networks
 - 2. Anticipation: fast adders
- 5. Integer arithmetic

Iterative networks: Definition

T E


- Set of identical modules.
- Each module connected exclusively with its neighbors



Iterative networks: Definition

A T E

- Set of identical modules.
- Each module connected exclusively with its neighbors



Iterative networks: Definition


- A 1-D iterative network of order k is an implementation of a n-variable function. k is the number of entries that are processed by a single cell.
- They feature (n/k) identical cells, that produce n outputs, with:

$$c_{i+1} = G(x_i, c_i)$$

- External inputs, x_i , and internal ones, c_i

$$z_i = F(x_i, c_i)$$

- External outputs, z_i , and internal ones, c_{i+1}
- The boundary cells can be simplified if the boundary conditions are taken into account
 - Boundary condition 1: Value of c_o
 - Boundary condition 2: Are the outputs $c_{(n/k)}$ and/or $z_{(n/k)-1}$ part of my final output?



Design



Procedure for design

- 1. Determine a good value for k (number of entries that are processed by a single cell)
 - Trade-off between the complexity of the cells (number of entries) and the number of cells (total delay).
- Determine the values that the intermediate modules must transmit (internal outputs) and the last output value of the last module.
- 3. High-level description of the intermediate blocks.
- 4. Implementation of the logical functions of the blocks.
- 5. Simplify the boundary cells (previous slide).


Timing




- Delay (D)
 - $-\,$ It depends on the delay of the external outputs of each cell, D_{a}
 - It depends on the delay of the intermediate outputs of each cell, D_c

$$D = \underbrace{\left(\frac{n}{k} - 1\right)}_{c} D_{c} + \max\left(D_{o}, D_{c}\right)$$

As *k* increases, the number of cells decrease, but the delay of each individual cell may be higher





Example 1

A THE STATE OF THE


Example: Parity of a number of n bits

$$z = x_0 \oplus x_1 \oplus x_2 \oplus \cdots \oplus x_n$$

Iterative network of grade k=1

 $G: c_{i+1} = x_i \oplus c_i$

 $F: \quad z \qquad = \quad x_{n-1} \oplus c_{n-1}$



Example 2



- Comparator of two unsigned integers
 - a and b are n-bit vectors.
 - Grade of the iterative network, k=2. External input i^{th} module: a_i, b_i
 - Which information does the cell i transfer to the cell i+1?
 - Which number is greater until position i

$$c_{i+1} = \begin{cases} g & \text{if } a > b \text{ until position } i \\ e & \text{if } a = b \text{ until position } i \\ s & \text{if } a < b \text{ until position } i \end{cases}$$

Example 2



Comparator of two unsigned integers

			$a_i b_i$		
	C_i	00	01	11	10
	g	g	S	g	g
(g e	8 e s	S	e	g
ı	S	S	S	S	g
Codification 2					

Codification 1 "one-hot"

$$g = 100$$

$$e = 010$$

$$s = 001$$




$$g = 10$$

$$e = 00$$

$$s = 01$$

$$c_{i+1}^{0} = c_{i}^{0} \left(a_{i} + \overline{b}_{i} \right) + a_{i} \overline{b}_{i}$$

$$c_{i+1}^{1} = c_{i}^{1} \left(\overline{a}_{i} + \overline{b}_{i} \right) + \overline{a}_{i} b_{i}$$



 $z = c_n$



Examples 3 and 4



Example 3:

— Design an iterative network for priority resolution with n inputs $(X_{n-1}, X_{n-2}, ..., X_0)$ and n outputs $(Z_{n-1}, Z_{n-2}, ..., Z_0)$. The output $Z_i=1$ if $X_i=1$ and $X_i=0$ $\forall j>i$.

Example 4:

– Design an iterative network for a system with n inputs $(X_{n-1},...X_0)$ and an output Z that returns '1' if and only if $\exists i \ 0 \le i \le n$ such that $X_i=1$, $X_{i+1}=0$ and $X_{i+2}=1$.

Example 3 in VHDL (I)



Example 3: Design an iterative network for priority resolution with n inputs $(X_{n-1}, X_{n-2}, ..., X_0)$ and n outputs $(Z_{n-1}, Z_{n-2}, ..., Z_0)$. The output $Z_i=1$ if $X_i=1$ and $X_i=0$ $\forall j>i$.

Code of the basic cell

Example 3 in VHDL (II)



We need to generate an array with a loop to replicate the cell N times

```
gen1: for i in 0 to n-1 generate
   u: cell port map(x(i),c(i+1),c(i),z(i));
end generate gen1;
```

In this case, cells interchange information from LEFT to RIGHT

In addition, we have to generate the boundary conditions for the initial cell:

```
c(n) <= boundary_value;</pre>
```

Example 3 in VHDL (III)



```
entity network is
 generic (n: natural := 4);
                                                      Code for the network
 port ( x: in std logic vector(n-1 downto 0);
         z: out std logic vector(n-1 downto 0) );
end network ;
architecture arch of network is
   component cell
        port( x, c_in : in std_logic;
             c out, z: out std logic );
   end component;
   signal c: std_logic_vector(n downto 0); --internal inputs/outputs
begin
   gen1: for i in 0 to n-1 generate
      u: cell port map(x(i),c(i+1),c(i),z(i));
   end generate gen1;
   c(n) <= '0';
                                            --boundary condition
end arch;
```

Example 4 in VHDL (I)



Design an iterative network for a system with n inputs $(X_{n-1},...X_0)$ and an output Z that returns '1' if and only if $\exists i \ 0 \le i \le n$ such that $X_i=1$, $X_{i+1}=0$ and $X_{i+2}=1$.

Package definitions

```
package definitions is
   constant g_width_data: natural:=8;
   type t_patt is (no_patt, first_bit, second_bit,patt_rec);
   type t_patt_vec is array (g_width_data downto 0) of t_patt;
end package definitions;
```

Cell code

Example 4 in VHDL (II)



```
architecture rtl of cell is
begin
   p patt: process(c in,x)
  begin
    case c in is
      when no patt=>
        if x='0' then
           c out <= no patt;
        else
           c out<=first bit;</pre>
        end if;
     when first bit=>
        if x='0' then
          c out<=second bit;</pre>
        else
          c out <= no patt;
        end if;
```

```
when second_bit=>
if x='0' then
    c_out<=no_patt;
else
    c_out<=patt_rec;
end if;
when patt_rec=>
    c_out<=patt_rec;
end case;
end process;
end rtl;</pre>
```

Example 4 in VHDL (III)

Network code

```
lentity network is
   generic (g width data: natural:=8);
   Port(x : in STD LOGIC VECTOR(g width data-1 downto 0);
         z : out STD LOGIC);
end network;
| architecture arch net of network is
  component cell is
    port(
                                  gen cells:
            : in std logic;
                                     for i in 0 to g width data-1 generate
       c in : in t patt;
                                       i cell: cell port map (
       c out : out t patt
                                         x(i), pattern(i), pattern(i+1));
                                     end generate gen cells;
  end component;
   signal pattern: t patt vec;
                                   --boundary condition
begin
                                   pattern(0)<=no patt;</pre>
                                   --Output
                                   z <= '1' when pattern(g width data)=patt rec
                                     else '0';
                                 end arch net;
```

Outline

T L

- 1. Combinatorial modules
- 2. Sharing resources
- 3. Iterative networks
- 4. Techniques to improve the performance
 - 1. Tree networks
 - 2. Anticipation: fast adders
- 5. Integer arithmetic


Techniques to improve the performance

- When designing iterative networks with a very high number of cells (for instance, when the input vector has 32 bits or more), the delay of said network is very high since the critical path has to traverse many cells.
- This happens because the output of the last cell of the iterative network cannot generate its output until it has received its intermediate signal.
 - That signal will have traversed the remaining $n\!-\!1$ cells of the design.
 - Hence, the total delay will very high if n is very high as well

Anticipation networks



- Objective: reduce the delay of iterative networks.
- How? Anticipating the value of the signal that is propagated through all the cells.



$$c_{j+1} = G(x_{j}, c_{j})$$

$$c_{j} = G(x_{j-1}, c_{j-1})$$

$$c_{j-1} = G(x_{j-2}, c_{j-2})$$


$$\vdots$$

$$c_{j-q+1} = G(x_{j-q}, c_{j-q})$$

Anticipation networks

T E

- Objective: reduce the delay of iterative networks.
- How? Anticipating the value of the signal that is propagated through all the cells.



$$c_{j+1} = G(x_{j}, c_{j})$$

$$c_{j} = G(x_{j-1}, c_{j-1})$$

$$c_{j-1} = G(x_{j-2}, c_{j-2})$$

$$\vdots$$

$$c_{j-q+1} = G(x_{j-q}, c_{j-q})$$

$$c_{j+1} = G(x_j, G(x_{j-1}, G(x_{j-2}, G(\cdots G(x_{j-q}, c_{j-q})))))$$




Anticipate

$$c_{j+1} = H(x_j, x_{j-1}, x_{j-2}, \dots, x_{j-q}, c_{j-q})$$

Anticipation networks




$$c_{j+1} = H(x_j, x_{j-1}, x_{j-2}, \dots, x_{j-q}, c_{j-q})$$



The anticipation module has to be faster than the normal propagation of the intermediate signal; otherwise, this will not be useful!!

Tree networks

Implement a function with n inputs using blocks with k inputs.




- Module G: k inputs and p outputs $\rightarrow \frac{n}{k}$ modules
- Module F: $p\frac{n}{k}$ inputs
- Delay: $(r-1)\Delta_G + \Delta_F$


Tree networks. Examples




- Decoders tree
- Multiplexers tree
- Adders

$$y = a + b + c + d + e$$












Multiplexers tree



Tree networks. More examples

 Design a system that receives as input 16 2-bit numbers, and it returns the lowest number.

 Design a system that calculates the parity of a number by means of a tree of XOR gates.


Outline

A THE STATE OF THE

- 1. Combinatorial modules
- 2. Sharing resources
- 3. Iterative networks
- 4. Techniques to improve the performance
 - 1. Tree networks
 - 2. Anticipation: fast adders
- 5. Integer arithmetic

Adders


- Design a combinatorial cell that, taking two inputs and a possible additional carry, generates an output result and a carry-out
- Create as many cell instances as there are bits in the input numbers



Adders



Assuming that each logic gate has a delay of 1 ns:




results in worst-case scenario

Adders




This design is a carry-ripple adder.



 Drawback: Since the carry signals traverse all the cells that constitute the adder, it is very slow.

$$\mathsf{D}_{\mathrm{total}} = (n-2) \cdot \mathsf{D}_{\mathit{cin} \to \mathit{cout}} + \mathit{MAX}(\mathsf{D}_{x,y \to \mathit{cout}}, \mathsf{D}_{\mathit{cin} \to \mathit{cout}}) + \mathit{MAX}(\mathsf{D}_{\mathit{cin} \to \mathit{s}}, \mathsf{D}_{\mathit{cin} \to \mathit{cout}})$$




$$c_{i+1} = x_i \cdot y_i + (x_i \oplus y_i) \cdot c_i = g_i + p_i c_i$$

- $g_i = 1$ if the cell **generates** a carry; i.e., $x_i = y_i = 1$
- $p_i = 1$ if the cell **propagates** a carry; i.e., $x_i \oplus y_i = 1$

$$o_i = (x_i \oplus y_i) \oplus c_i = p_i \oplus c_i$$

$$c_{i+1} = x_i \cdot y_i + x_i \cdot c_i + c_i \cdot y_i = x_i \cdot y_i + (x_i \oplus y_i) \cdot c_i = g_i + p_i \cdot c_i$$



$$c_{1} = g_{0} + p_{0} \cdot c_{0}$$

$$c_{2} = g_{1} + p_{1} \cdot c_{1}$$

$$= g_{1} + p_{1} \cdot g_{0} + p_{1} \cdot p_{0} \cdot c_{0}$$

$$c_{3} = g_{2} + p_{2} \cdot c_{2}$$

$$= g_{2} + p_{2} \cdot g_{1} + p_{2} \cdot p_{1} \cdot g_{0} + p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}$$

$$c_{4} = g_{3} + p_{3} \cdot c_{3}$$

$$= g_{3} + p_{3} \cdot g_{2} + p_{3} \cdot p_{2} \cdot g_{1} + p_{3} \cdot p_{2} \cdot p_{1} \cdot g_{0} + p_{3} \cdot p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}$$


X_i Y_i

 g_i

 p_i

2 levels of logic


- If we use a circuit to anticipate the carry, we don't have to wait for the carry to be propagated through the network. It can be calculated IN ADVANCE by a new circuit.
 - We will name this circuit "Carry Lookahead Unit".



- Outputs: c_4 , c_3 , c_2 and c_1 , all of them calculated in parallel.

51

In order to obtain any bit in the result, it is necessary to go through ONLY 4 levels of gates (instead of 8).






- Problem
 - As the number of bits in the input numbers grow, the number of multiplications and factors grows too much.
 - For instance, for 32 bits, the calculation of c_{32} involves 33 multiplications and 33 factors in the worst case.
 - Actually gates do not have a constant delay:
 - The bigger the gate is, the greater its delay
- Solution
 - Multilevel carry lookahead.




Multilevel carry lookahead



- Extended approach: several levels of carry lookahead.
- The level-0 C.L.U.'s are directly connected to the cells of the adder, whereas the C.L.U.'s of upper levels i are connected to the C.L.U.'s of level i-1.
- This approach is recommendable if the anticipation involves very large input numbers. However, it leads to a higher resources consumption.




Multilevel carry lookahead



- A module generates a carry if any of its internal cells generates a carry and it is propagated to the output.
- A module propagates a carry if the input carry is '1' and all its intermediate cells propagate it.



Multilevel carry lookahead



— Equations of a C.L.U. of 4 bits:

$$c_{1} = G_{0} + P_{0} \times c_{0}$$

$$c_{2} = G_{1} + P_{1} \times c_{1}$$

$$= G_{1} + P_{1} \times G_{0} + P_{1} \times P_{0} \times c_{0}$$

$$c_{3} = G_{2} + P_{2} \times c_{2}$$

$$= G_{2} + P_{2} \times G_{1} + P_{2} \times P_{1} \times G_{0} + P_{2} \times P_{1} \times P_{0} \times c_{0}$$

$$c_{4} = G_{3} + P_{3} \times c_{3}$$

$$= G_{3} + P_{3} \times G_{2} + P_{3} \times P_{2} \times G_{1} + P_{3} \times P_{2} \times P_{1} \times G_{0} + P_{3} \times P_{2} \times P_{1} \times P_{0} \times c_{0}$$

$$G^* = G_3 + G_2 \times P_3 + G_1 \times P_2 \times P_3 + G_0 \times P_1 \times P_2 \times P_3$$


$$P^* = P_3 \times P_2 \times P_1 \times P_0$$

New signals G* and P*


 c_1 , c_2 and c_3 are generated identically as the previous version of the C.L.U. c_4 no longer exists

Multiplication of unsigned integers


Multiplicand (M)	a_0	a_1	a_2	a_3	a_4					
Multiplier (m)	x_0	x_1	x_2	X_3	\mathcal{X}_4					
	$a_0 x_0$	a_1x_0	a_2x_0	a_3x_0	$a_4 x_0$					
		$a_0 x_1$	a_1x_1	a_2x_1	a_3x_1	a_4x_1				
Partial products (PP)			$a_0 x_2$	a_1x_2	a_2x_2	a_3x_2	a_4x_2			
				a_0x_3	a_1x_3	a_2x_3	a_3x_3	a_4x_3		
	_				$a_0 x_4$	a_1x_4	a_2x_4	a_3x_4	a_4x_4	
	$\overline{P_0}$	P_1	P_2	P_3	P_4	P_{5}	P_6	P_7	P_8	$\overline{P_9}$



Combinatorial multiplier



Combinatorial multiplier



Combinatorial multiplier



