

1

Operators available in VHDL-93 (without including any package)



Operator	Description	Type of <i>a</i>	Type of b	Type of result
a ** b	Exponentiation	integer	integer	integer
abs a	Absolute value	integer		integer
not a	Negation	boolean, bit, bit_vector		boolean, bit, bit_vector
a * b	Multiplication			
a / b	Division	into ann	into ann	into an
a mod b	Modulo	integer	integer	integer
a rem b	Remainder			
+ a	Identity	intogon		intogon
- a	Negation	integer		integer
a + b	Addition	intono	intogon	intogon
a - b	Subtraction	integer	integer	integer
a & b	Concatenation	Array 1-D, elements	Array 1-D, elements	Array 1-D
a = b	Equals	A	Camo ac a	boolean
a /= b	Not equals	Any	Same as a	DOOTEGII

Integer: $-(2^{31}-1)$ to $+(2^{31}-1)$ Natural: 0 to $+(2^{31}-1)$

Chu, Pong P. "RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability"

Operators available in VHDL-93 (without including any package)



Operator	Description	Type of <i>a</i>	Type of b	Type of result
a sll b	Logic left shift			
a srl b	Logic right shift		integer	bit_vector
a sla b	Arith. left shift	hit vastan		
a sra b	Arith. right shift	bit_vector		
a rol b	Left rotation			
a ror b	Right rotation			
a < b	Less than	Carlon on 1 D annov	Same as a	boolean
a <= b	Less or equals than			
a > b	Grater than	Scalar or 1-D array		
a >= b	Greater or equals than			
a and b	and			
a or b	or	boolean, bit, bit_vector		
a xor b	xor			
a nand b	nand		Same as a	Same as a
a nor b	nor			
a xnor b	xnor			

Operators and functions in the package IEEE std_logic_1164

Operator	Type of <i>a</i>	Type of b	Type of result
not a	std_logic_vector std_logic	-	Same as op. a
a and b a or b a xor b a nand b a nor b a xnor b	std_logic_vector std_logic	Same as op. a	Same as op. a

Function	Type of <i>a</i>	Type of result
to_bit(a)	std_logic	bit
<pre>to_stdulogic(a)</pre>	bit	std_logic
to_bitvector(a)	std_logic_vector	bit_vector
<pre>to_stdlogicvector(a)</pre>	bit_vector	std_logic_vector



Xilinx has a non standard library for signed/unsigned arithmetic:

```
library ieee;
use ieee.std_logic_1164.all;
                                         Choose only one of
use ieee.std_logic_arith.all;
                                         these two packages
use ieee.std_logic_unsigned.all;
-- use ieee.std_logic_signed.all;
entity adder4b is
    Port( A, B : in STD_LOGIC_VECTOR (3 downto 0);
                : out STD LOGIC VECTOR (3 downto 0) );
end adder4b;
architecture arch adder4b of adder4b is
begin
    C \leq A + B_i
end arch adder4b;
```

- However, these packages are not IEEE-compliant. They were created in the 80's by Synopsys and included "de facto" by most of the synthesis tools at that time.
- Some years later, IEEE promoted the following standardized package, which is recommended since then:

```
library ieee;
use ieee.numeric_std.all;
```

The package ieee.numeric_std.all is recommended because 100% compatibility is guaranteed for any synthesis tool.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity adder is
  port(a:
            in std_logic_vector(7 downto 0);
                 std_logic_vector(7 downto 0);
       b:
       ci:
                 std_logic;
            in
       sum: out std_logic_vector(7 downto 0);
       co:
            out std_logic);
end adder;
architecture rtl of adder is
  signal ci_i: unsigned(0 downto 0);
  signal a_i, b_i, sum_i: unsigned(8 downto 0); numeric std does not allow the
begin
  a_i <= unsigned("0" & a);</pre>
  b i <= unsigned("0" & b);</pre>
  ci i <= "" & ci;-----
  sum_i <= a_i + b_i + ci_i;
  sum <= std_logic_vector(sum_i(7 downto 0));</pre>
  co \le sum i(8);
end rtl;
```

- numeric std forces to give an individual interpretation for each number (either signed or unsigned).
- This example uses unsigned numbers. However, signed numbers can be also used in this code at the same time.
- With ieee.std logic arith package, it is not possible to use both types in the same .vhd code.
- operation a+b on std logic vector's.

This converts from a simple type to a vector type. 4 types of vectors exist in VHDL: bit vector, std logic vector, unsigned and signed.

```
ci_i <= unsigned'("" & ci);
```


Operators in the package IEEE numeric_std



Operator	Description	Type of <i>a</i>	Type of b	Type of result
abs a - a	Absol. value Negation	signed	-	signed
a * b a / b a mod b a rem b a + b a - b	Arithmetic operations	unsigned, unsigned, natural signed, signed, integer	unsigned, natural unsigned signed, integer signed	unsigned unsigned signed signed
a = b a /= b a < b a <= b a > b a >= b	Relational operations	unsigned, unsigned, natural signed, signed, integer	unsigned, natural unsigned signed, integer signed	boolean boolean boolean boolean



In order to convert signals from one type to another, the following functions can be used:



Casting / conversion functions

Data type (FROM)	Data type (TO)	Conversion function / casting
unsigned, signed	std_logic_vector	<pre>std_logic_vector(a)</pre>
signed, std_logic_vector	unsigned	unsigned(a)
unsigned, std_logic_vector	signed	signed(a)
unsigned, signed	integer	to_integer(a)
natural	unsigned	<pre>to_unsigned(a, size)</pre>
integer	signed	<pre>to_signed(a, size)</pre>

Chu, Pong P. "RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability"