



Arithmetic in VHDL

Operators available in VHDL-93 (without including any package)



Operator	Description	Type of <i>a</i>	Type of <i>b</i>	Type of result
a ** b	Exponentiation	integer	integer	integer
abs a	Absolute value	integer		integer
not a	Negation	boolean, bit, bit_vector		boolean, bit, bit_vector
a * b	Multiplication	integer	integer	integer
a / b	Division			
a mod b	Modulo			
a rem b	Remainder			
+ a	Identity	integer		integer
- a	Negation			
a + b	Addition	integer	integer	integer
a - b	Subtraction			
a & b	Concatenation	Array 1-D, elements	Array 1-D, elements	Array 1-D
a = b	Equals	Any	Same as a	boolean
a /= b	Not equals			

Integer: $-(2^{31}-1)$ to $+(2^{31}-1)$ **Natural:** 0 to $+(2^{31}-1)$

Operators available in VHDL-93 (without including any package)



Operator	Description	Type of <i>a</i>	Type of <i>b</i>	Type of result
<code>a sll b</code>	Logic left shift	bit_vector	integer	bit_vector
<code>a srl b</code>	Logic right shift			
<code>a sla b</code>	Arith. left shift			
<code>a sra b</code>	Arith. right shift			
<code>a rol b</code>	Left rotation			
<code>a ror b</code>	Right rotation			
<code>a < b</code>	Less than	Scalar or 1-D array	Same as <i>a</i>	boolean
<code>a <= b</code>	Less or equals than			
<code>a > b</code>	Grater than			
<code>a >= b</code>	Greater or equals than			
<code>a and b</code>	and	boolean, bit, bit_vector	Same as <i>a</i>	Same as <i>a</i>
<code>a or b</code>	or			
<code>a xor b</code>	xor			
<code>a nand b</code>	nand			
<code>a nor b</code>	nor			
<code>a xnor b</code>	xnor			

Operators and functions in the package *IEEE std_logic_1164*



Operator	Type of <i>a</i>	Type of <i>b</i>	Type of result
not a	std_logic_vector std_logic	-	Same as op. a
a and b a or b a xor b a nand b a nor b a xnor b	std_logic_vector std_logic	Same as op. a	Same as op. a

Function	Type of <i>a</i>	Type of result
to_bit(a)	std_logic	bit
to_stdulogic(a)	bit	std_logic
to_bitvector(a)	std_logic_vector	bit_vector
to_stdlogicvector(a)	bit_vector	std_logic_vector



Arithmetic in VHDL

- Xilinx has a non standard library for signed/unsigned arithmetic:

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_arith.all;  
use ieee.std_logic_unsigned.all;  
-- use ieee.std_logic_signed.all;
```

Choose only one of these two packages

```
entity adder4b is  
    Port( A, B : in  STD_LOGIC_VECTOR (3 downto 0);  
          C      : out STD_LOGIC_VECTOR (3 downto 0) );  
end adder4b;
```

```
architecture arch_adder4b of adder4b is  
begin  
    C <= A + B;  
end arch_adder4b;
```



Arithmetic in VHDL

- However, these packages are not IEEE-compliant. They were created in the 80's by Synopsys and included “de facto” by most of the synthesis tools at that time.
- Some years later, IEEE promoted the following standardized package, which is recommended since then:

```
library ieee;  
use ieee.numeric_std.all;
```

- The package **ieee.numeric_std.all** is recommended because 100% compatibility is guaranteed for any synthesis tool.



Arithmetic in VHDL

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity adder is
  port(a:   in   std_logic_vector(7 downto 0);
        b:   in   std_logic_vector(7 downto 0);
        ci:  in   std_logic;
        sum: out std_logic_vector(7 downto 0);
        co:  out std_logic);
end adder;

architecture rtl of adder is
  signal ci_i: unsigned(0 downto 0);
  signal a_i, b_i, sum_i: unsigned(8 downto 0);
begin
  a_i <= unsigned("0" & a);
  b_i <= unsigned("0" & b);
  ci_i <= "" & ci;
  sum_i <= a_i + b_i + ci_i;

  sum <= std_logic_vector(sum_i(7 downto 0));
  co <= sum_i(8);
end rtl;

```

- **numeric_std** forces to give an individual interpretation for each number (either signed or unsigned).
- This example uses **unsigned** numbers. However, **signed** numbers can be also used in this code at the same time.
- With **ieee.std_logic_arith** package, it is not possible to use both types in the same .vhd code.
- **numeric_std** does not allow the operation $a+b$ on **std_logic_vector**'s.

This converts from a simple type to a vector type. 4 types of vectors exist in VHDL: **bit_vector**, **std_logic_vector**, **unsigned** and **signed**.

```
ci_i <= unsigned'("" & ci);
```




Operators in the package IEEE *numeric_std*

Operator	Description	Type of <i>a</i>	Type of <i>b</i>	Type of result
abs <i>a</i> - <i>a</i>	Absol. value Negation	signed	-	signed
<i>a</i> * <i>b</i> <i>a</i> / <i>b</i> <i>a</i> mod <i>b</i> <i>a</i> rem <i>b</i> <i>a</i> + <i>b</i> <i>a</i> - <i>b</i>	Arithmetic operations	unsigned, unsigned, natural signed, signed, integer	unsigned, natural unsigned signed, integer signed	unsigned unsigned signed signed
<i>a</i> = <i>b</i> <i>a</i> /= <i>b</i> <i>a</i> < <i>b</i> <i>a</i> <= <i>b</i> <i>a</i> > <i>b</i> <i>a</i> >= <i>b</i>	Relational operations	unsigned, unsigned, natural signed, signed, integer	unsigned, natural unsigned signed, integer signed	boolean boolean boolean boolean



Arithmetic in VHDL

- In order to convert signals from one type to another, the following functions can be used:



Casting / conversion functions



Data type (FROM)	Data type (TO)	Conversion function / casting
unsigned, signed	std_logic_vector	std_logic_vector(a)
signed, std_logic_vector	unsigned	unsigned(a)
unsigned, std_logic_vector	signed	signed(a)
unsigned, signed	integer	to_integer(a)
natural	unsigned	to_unsigned(a, size)
integer	signed	to_signed(a, size)

Chu, Pong P. "RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability"