


Exercises - TOC

Lesson 2 – Physical Analysis

1.- In the following circuit, the propagation values of its combinational and sequential components are:


- $\text{ADD}(a \rightarrow s) = 2.75 \text{ ns}$
- $\text{ADD}(b \rightarrow s) = 2.60 \text{ ns}$
- $\text{MUL}(a \rightarrow s) = 2.75 \text{ ns}$
- $\text{MUL}(b \rightarrow s) = 2.60 \text{ ns}$
- $\text{MUX}(\text{sel} \rightarrow \text{out}) = 0.50 \text{ ns}$
- $\text{MUX}(0 \rightarrow \text{out}) = 0.50 \text{ ns}$
- $\text{MUX}(1 \rightarrow \text{out}) = 0.40 \text{ ns}$
- $t_{\text{clk} \rightarrow 2-q} = 0.10 \text{ ns}$
- $t_{\text{setup}} = 0.15 \text{ ns}$
- $t_{\text{hold}} = 0.20 \text{ ns}$



Provided that the values in the clock lines correspond to the propagation delay from the clock source to the register:

- a. Could this circuit work properly at 250 MHz? Justify the answer.
- b. Indicate the range of delays of $\text{MUL}(a \rightarrow s)$ for which the circuit can work correctly at 250 MHz.
- c. Assuming that the delay of $\text{MUL}(a \rightarrow s)$ is 2.60 ns, would it be possible, through segmentation, to make this circuit work at 250 MHz? In that case, indicate where the segmentation registers(s) should be placed to make it possible; and prove if, indeed, it is possible for the segmented circuit to operate at 250 MHz. Are there new hold violations with this modification? If so, how could they be solved? Assume that the clock delay of the new register(s) is 0.3 ns.

2.- The circuit of the figure is an implementation (not too optimized) of the Data Path that a certain TOC teacher has proposed to his estimated students for the calculation of the multiplication of two numbers following the IEEE754 standard.




The propagation values of its combinational and sequential components are the following:

- $MUL(a \rightarrow s) = MUL(b \rightarrow s) = 5.75 \text{ ns}$
- $MUX(a \rightarrow s) = MUX(b \rightarrow s) = MUX(sel \rightarrow s) = 0.25 \text{ ns}$
- Special = 3.75 ns
- Normalize = 2.5 ns
- Round = 1.25 ns
- Check Overflow & Underflow = 0.5 ns
- $t_{clk-2-q} = 0.15 \text{ ns}$
- $t_{setup} = 0.20 \text{ ns}$
- $t_{hold} = 0.10 \text{ ns}$.

Provided that the values in the clock lines correspond to the propagation delay from the clock source to the register:

- We want this circuit to work in one of the laboratory FPGAs, which have a 100MHz oscillator. Would it be possible? Justify the answer and identify the critical path.
- Indicate the range of frequencies in which this Data Path can work correctly.
- Indicate what architectural improvement could be introduced so that this data route could work correctly at the desired frequency, and demonstrate that said objective is met. As a consequence of the modification introduced, do other unwanted side effects occur? Justify the answer. (Assume that the clock delay of any added register in the design is 0.2ns). NOTE: Ignore the changes that should be introduced in the Control Unit associated with this Data Path.

3.- In the following circuit:




the propagation values of its combinational and sequential components are:

- $\text{ADD}(a \rightarrow s) = 1.40 \text{ ns}$
- $\text{ADD}(b \rightarrow s) = 1.10 \text{ ns}$
- $\text{DEC}(I \rightarrow z1) = \text{DEC}(I \rightarrow z2) = \text{DEC}(I \rightarrow z3) = \text{DEC}(I \rightarrow z4) = 0.60 \text{ ns.}$
- $t_{\text{clk-2-q}} = 0.15 \text{ ns}$
- $t_{\text{setup}} = 0.20 \text{ ns}$
- $t_{\text{hold}} = 0.10 \text{ ns.}$

Provided that the values in the clock lines correspond to the propagation delay from the clock source to the register:

- Justify if this circuit can work properly at 500 MHz. Calculate the range of frequencies for which this circuit can work properly. Justify the answer.
- Indicate the delay range of the decoder for which the circuit would work correctly at 500 MHz. Assume that $DEC(I \rightarrow z1) = DEC(I \rightarrow z2) = DEC(I \rightarrow z3) = DEC(I \rightarrow z4)$.
- Would it be possible, through segmentation, to make this circuit work at 500 MHz? In that case, indicate where the segmentation registers(s) should be placed to make it possible; and prove if, indeed, it is possible for the segmented circuit to operate at 500 MHz. Assume that the clock delay of the new register(s) is 0.3 ns.

4.- In the following circuit:



the propagation values of its combinational and sequential components are:

- $\text{ADD}(a \rightarrow s) = \text{ADD}(b \rightarrow s) = 1 \text{ ns}$
- $\text{MUL}(a \rightarrow s) = \text{MUX}(b \rightarrow s) = 2.50 \text{ ns}$
- $t_{\text{clk-2-q}} = 0.15 \text{ ns}$
- $t_{\text{setup}} = 0.20 \text{ ns}$
- $t_{\text{hold}} = 0.10 \text{ ns}$.

Provided that the values in the clock lines correspond to the propagation delay from the clock source to the register:

- Find the critical path and justify if the circuit can operate correctly at 500 MHz
- Indicate the delay range of the multiplier for which the circuit can operate correctly at 500 MHz. Assume that $\text{MUL}(a \rightarrow s) = \text{MUL}(b \rightarrow s)$.
- Would it be possible, through segmentation, to make this circuit work at 500 MHz? In that case, indicate where the segmentation registers(s) should be placed to make it possible; and prove if, indeed, it is possible for the segmented circuit to operate at 500 MHz. Assume that the clock delay of the new register(s) is 1 ns.