

Lesson 4: Algorithmic design

Algorithmic State Machine (ASM)
Control unit and datapath

1

Outline



1. Introduction


- FSMs: Quick review
- Memory modules: Quick review
- 2. Algorithmic design:
 - Algorithmic state machine (ASM) diagram, control unit and datapath
- 3. Algorithmic design in VHDL

Finite-state machine (FSMs)

Mealy: The output depends on the current state AND on the value of the FSM input(s).

$$O(t) = F (X(t), S(t))$$


 $S(t+1) = G (X(t), S(t))$



Moore: The output only depends on the current state.


$$Z(t) = F (S(t))$$

S(t+1) = G (X(t), S(t))



FSMs: Implementation






FSMs: Implementation



Moore machine



Synchronous operation

- The hypothesis of synchronous operation of sequential systems assumes that:
 - The state only changes once per clock cycle and that transition is simultaneous in all the bits of the state register.
 - After a state transition, the inputs of the state register have enough time to reach a stable state before the following state transition.

Memory modules



- In sequential systems design, one of the most important hardware modules are memory modules:
 - They keep track of the current state of the machine (control machine).
 - They store intermediate information (data registers).
- The simplest memory modules are flip-flops.
 - Flip-flops feature two stable states:
 - Output 0
 - Output 1
 - They can be used to store 1 bit of information.

Kinds of flip-flops



- According to their logical operation:
 - S-R
 - D
 - J-K
 - T

S R Q+
0 0 Q
0 1 0
1 0 1
1 1 forbidden

| D | Q+ | J | K | Q+ |
|---|----|---|---|-------------------------|
| 0 | 0 | 0 | 0 | Q |
| 1 | 1 | 0 | 1 | 0 |
| | | 1 | 0 | 1 |
| | | 1 | 1 | $\overline{\mathbf{Q}}$ |

| | 1 1 |
|---|-------------------------|
| T | Q+ |
| 0 | Q |
| 1 | $\overline{\mathbf{Q}}$ |

- According to their temporal operation:
 - Latch
 - Synchronous latch (level-triggered)
 - Edge-triggered flip-flop
 - Master-slave flip-flop

Characteristic equations

R-S:
$$Q+=S+RQ$$

D:
$$Q + = D$$

J-K:
$$Q+=J\overline{Q}+\overline{K}Q$$


T:
$$Q+=T\overline{Q}+\overline{T}Q$$

Deduced from the Karnaugh maps gFor Q(t+1) = Q+ = f(Inputs, Q)

Asynchronous flip-flop: Latch


- The output changes with the inputs change
- Example: S-R latch direct logic

| S | R | Q(t+1) |
|---|---|-----------|
| 0 | 0 | Q(t) |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | forbidden |



Inverted logic (smaller transistors): Inverted S-R Latch

| S | R | <u>5</u> | R | Q(t+1) |
|---|---|----------|---|-----------|
| | | 1 | 1 | Q(t) |
| 0 | 1 | 1 | 0 | 0 |
| | | 0 | | 1 |
| 1 | 1 | 0 | 0 | forbidden |



Synchronous level-triggered cell: Synchronous latch

- The output changes when the enable input is active.
- Example: S-R with an enable input.
 - If Enable = 0 then $\overline{S}_{int} = \overline{R}_{int} = 1$ and therefore Q(t+1) = Q(t)
 - If Enable = 1 then \overline{R}_{int} = not R and \overline{S}_{int} = not S

Inverted S-R Latch

| | Inverted 5-IX Laten | |
|-------------|---------------------|-------------|
| R | R _{int} | _ |
| | | - Q̄ |
| S Enable | Sint | – Q |
| | | |


| \overline{S}_{int} | $\overline{\mathbf{R}}_{int}$ | Q(t+1) |
|----------------------|-------------------------------|-----------|
| 1 | 1 | Q(t) |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 0 | 0 | forbidden |

| E | S | R | Q(t+1) |
|---|---|---|-----------|
| 0 | X | X | Q(t) |
| 1 | 0 | 0 | Q(t) |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | forbidden |

Synchronous level-triggered cell: Synchronous latch

- How can we make a D flip-flop out of this?
 - This latch is sensitive to the level of the clock clk.
 In other words, it samples the input ONLY when clk = 1.

Level triggered R-S Latch



| clk | D | Q(t+1) |
|-----|---|--------|
| 0 | 0 | Q(t) |
| 0 | 1 | Q(t) |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Problems of latches


- If we use latches, we have to make sure that:
 - The clock pulse duration is shorter than the latch delay (to prevent the output from oscillating indefinitely in some situations).
 - The inputs are constant during the clock pulse.
 - Rule: **DO NOT USE LATCHES**
- An alternative is to use flip-flops: more reliable.
 - <u>Edge-triggered</u>: the output only changes when a rising or falling clock edge occurs.
 - Master-slave.

13

Master-slave D flip-flop

- When the clock is high, D is stored in the first latch, but the second latch cannot change state. When clk is low, the first latch's output is stored in the second latch, but the first latch cannot change state.
- The result is that D is sampled at the falling edge of clk.

If clk=1 then Q_{int}=D



If clk=0 then Q=S

14

Temporal features of different memory modules



| TYPE | When are the inputs sampled? | When are the outputs valid? |
|---|--|---|
| Latch without clk | always | There is a propagation delay from the change in the input |
| Level-triggered latch | When the clock is set to high (T_{setup}) and T_{hold} shortly before and after the falling edge) | There is a propagation delay from the change in the input |
| Rising-edge- triggered flipflop | Clock transition from low to high $(T_{\text{setup}} \text{ and } T_{\text{hold}} \text{ shortly before and after the rising edge})$ | There is a propagation delay from the clock rising edge |
| Falling-edge- triggered flipflop (previous slide) | Clock transition from high to low (T _{setup} and T _{hold} shortly before and after the falling edge) | There is a propagation delay from the clock falling edge |


FFs in VHDL



```
library ieee;
use ieee.std logic 1164.all;
entity ff is
    port( clk : in std logic;
          s, r : in std logic;
          d : in std logic;
               : out std logic );
end ff;
architecture rtl of ff is
begin
   p ff: process(clk, r, s, d)
    begin
        if rising edge(clk) then
              r = '1' then q <= '0';
           if
           elsif s = '1' then q \leftarrow '1';
                                q <= d;
           else
           end if;
        end if;
    end process p ff;
end rtl;
```




n-bit flip-flop




Types of registers




- Based on timing
 - Level-triggered






Edge-triggered



rising



falling


- Based on functionality
 - Parallel input/Parallel output-PIPO
 - Serial input/Parallel output-SIPO
 - Parallel input/Serial output-PISO
 - Serial input/Serial output-SISO



Types:


- PIPO (Parallel-Input Parallel-Output). Previously explained
- SIPO (Serial-Input Parallel-Output)

4-bit Wide Parallel Data Output






– PISO (Parallel-Input Serial-Output)





– SISO (Serial-Input Serial-Output)



Registers in VHDL



```
entity register_n is
    generic (n: natural := 8);
    port( clk: in std_logic;
        rst: in std_logic;
        load: in std_logic;
        din: in std_logic_vector (n-1 downto 0);
        dout: out std_logic_vector (n-1 downto 0) );
end register_n;
```

```
architecture ARCH1 of register n is architecture ARCH2 of register n is
begin
                                             begin
  process(clk)
                                                process(rst, clk)
  begin
                                                begin
     if rising_edge(clk) then
   if rst='1' then
                                                  if rst = '1' then
                                                     dout <= (others => '0');
         dout <= (others => '0');
elsif load = '1' then
                                                  elsif rising_edge(clk) then
  if load = '1' then
            dout <= din;</pre>
                                                        dout <= din;</pre>
          end if;
                                                     end if:
    end if;
                                                  end if;
  end process;
                                                end process;
                                             end ARCH2:
end ARCH1;
```

PIPO register with synchronous reset

PIPO register with asynchronous reset

Registers in VHDL



Serial input/Parallel output - SIPO?

Parallel input/Serial output - PISO?

Serial input/Serial output - SISO?

Counters in VHDL

Up-down counter with parallel load and asynchronous reset

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric std.all;
entity counter_n is
   generic(n: natural := 8);
   port( clk:
                     in std logic;
                     in std_logic;
         rst:
                     in std_logic;
         load:
                     in std_logic;
         count up:
         count_down: in std_logic;
                     in std_logic_vector(n-1 downto 0);
         din:
                     out std logic vector(n-1 downto 0) );
         dout:
end counter n;
```

Counters in VHDL



```
architecture ARCH of counter n is
    signal aux output: unsigned (n-1 downto 0);
begin
    process(clk, rst)
    begin
        if rst ='1' then
             aux_output <= (others => '0');
         elsif rising_edge(clk) then
             if load = '1' then
                 aux output <= unsigned(din);</pre>
             elsif count up = '1' then
                 aux_output <= aux_output + 1;</pre>
             elsif count down = '1' then
                 aux output <= aux output - 1;</pre>
             end if;
        end if;
    end process;
    dout <= std logic vector(aux output);</pre>
end ARCH;
```

Outline



1. Introduction

- FSMs: Quick review
- Memory modules: Quick review

2. Algorithmic design:


- Algorithmic state machine (ASM) diagram, control unit and datapath
- 3. Algorithmic design in VHDL

What is an algorithmic design?

- Specification and implementation approach for digital systems, which greatly allows automating their design.
- Its starting point is always an algorithmic description of its behavior:
 - How to calculate the output of a circuit from its inputs.
- Implementation:
 - Control unit and datapath.

What is an algorithmic state machine?

- Synchronous sequential systems.
- The behavior is defined IMPLICITLY
 - The value of the output(s) is not directly specified,
 but how it must be obtained: the algorithm.
- Model:



Design flow: outline

SULLINA TENTO

- 1. Study of the specification:
 - Sequential steps to be done (algorithm).
 - Hardware to use (complex combinatorial and sequential modules).
- 2. Extraction of an ASM diagram: from the output of Step 1, create a diagram that fulfills the requirements.
- 3. Design of the control unit:
 - Code each one of the states of the ASM diagram.
 - Code the transition state function.
 - By means of internal control signals.
 - By means of external control signals.
 - Code the control signals that go to the datapath: each state has associated a set of values of ALL the signals that control the complex modules (for instance, load signal of the registers).
- 4. Design of the datapath:
 - Connect the modules with the external and internal data signals.
 - Connect the control signals (obtained in Step 3) to the modules of the datapath.

Step 1: Specification





- Thorough study of the specification:
 - Do I understand the formulation of the problem?
- Sequential steps to follow (algorithm)
 - Different valid solutions (simple and efficient)
 - Does it fulfill the requirements? Prepare a test!
- Hardware used (complex hardware modules)
 - Which HW is available and convenient?
 - Can the algorithm be implemented using the HW?
 - Does the available HW require a rethinking of the previous point?




- About the extraction of an ASM diagram:
 - Number of states
 - Do I need more or less states?
 - When and how the control signals are activated:
 - When some information must be loaded into a register
 - When a counter must stop counting
 - When a comparison is correct
 - •
 - Should I design a Moore or Mealy machine, or maybe a combination of both?


- Graphical way of representing the algorithm. Elements:
 - State box: assignments and operations that are carried out simultaneously.
 - Decision box: Conditional fork with 2 branches.
 - Conditional output box: assignments that are made when a condition is met (Mealy).
 - ASM block: A state box with a network of decision boxes and conditional output boxes.








- 1. Each state box can have several entries but only one exit
- 2. A decision box can only be reached from the state box contained in its ASM block
- 3. All the operations of an ASM block (state box, decision boxes and conditional outputs) are concurrent
- 4. An ASM block can only contain one state box and any number of decision boxes (0, 1, 2, ...) and conditional outputs
- 5. The first element of an ASM block is always a state box. An ASM block can not contain only decision boxes.
- 6. Always enter an ASM block in its state box
- 7. All ASM blocks must be labeled


























ASM specification with errors







ASM Diagram: Data Path

- Identify the HW modules from the operations described in the ASM
- Interconnect the external and internal data signals to the modules
 - When the same module receives different inputs through the same port multiplexer
- Identify the control signals of the HW modules
- Interconnect the control and the status signals with the Control Unit
 - Status signals: outputs of the Data Path that the Control Unit needs to make decisions



ASM Diagram: Control Unit

- 1. The Control Unit is implemented as a FSM
- 2. Each ASM block becomes a state of the FSM with the same name
- 3. Transitions between ASM blocks become transitions between the equivalent states of the FSM
- 4. The outputs of the Control Unit are the control signals of the Data Path (and the external control outputs)
- 5. The inputs of the Control Unit are the status signals (and the external control inputs)


Example of an algorithmic system


- Using the concepts that we have learnt about algorithmic design, design a system that is able to recognize a key.
- The system has an initial state that offers the user to change the key or to guess it:
 - Change key: The user changes the key of the device (4 bits) in parallel.
 - Introduce key: The user introduces an input key (through a serial input) and the system compares it with the key that has been stored:
 - If the input key is correct, the *hit* signal is set to '1' and the system comes back to the initial state.
 - If the input key is incorrect, the *hit* signal is set to '0' and the system asks again for a new input key to the user (through a serial input).

40

Example of an algorithmic system

- Scheme of the steps that must be carried out (algorithm):
 - 1. Initial state:
 - If change = 1 go to State 2
 - If change = 0 go to State 3
 - 2. State 2: Change key
 - Writes the key in parallel.
 - Back to the initial state.
 - 3. State 3: Guess key
 - Carry out 4 right shifts (4 cycles).
 - If the key is correct, then hit = 1. Back to State 1.
 - If the key is incorrect, then hit = 0. Back to State 3.





43

Outline



1. Introduction

- FSMs: Quick review
- Memory modules: Quick review
- 2. Algorithmic design:
 - Algorithmic state machine (ASM) diagram, control unit and datapath
- 3. Algorithmic design in VHDL

Algorithmic design in VHDL **Example I**

ASM multiplier (add a n times)


```
a = a_{in};
n = b_{in};
r = 0;
while (n!=0) {
   r = r + a;
   n = n - 1;
```

S_load

S_Init

S_idle

S acc



Entity

- We will define a package for constants:
 - Widths of a_in,
 b in and r
 - Control and Status indexes (names)

```
library ieee;
use ieee.std_logic_1164.all;
use work.definitions.all;
```

```
clk
reset
                                              done
                      controller
init
                     control
                                   zero
a in
                      data_path
b in
```

Definitions





```
package definitions is
    constant W FACTORS : integer := 4;
    constant W RESULT : integer := (W FACTORS*2);
    -- Control Constants
    constant ld ra : integer := 0;
    constant ld rn : integer := 1;
    constant ld rr : integer := 2;
    constant mux n : integer := 3; -- mux n = '1' for external input
    constant mux r: integer := 4; -- mux r = '1' for external input
    constant W CONTROL : integer := 5; -- Control vector width
    -- Status Constants
    constant zero : integer := 0; -- reg n = 0?
    constant W STATUS : integer := 1; -- Status vector width
end package definitions;
```

Implementation of the top module

```
architecture arch ASM mult of ASM multiplier is
  component controller
   port( clk, reset, init : in std logic;
                           : in std logic vector(W STATUS-1 downto 0);
          status
                          : out std logic vector (W CONTROL-1 downto 0);
          control
                           : out std logic );
          done
  end component controller;
  component data path
   port( clk, reset : in std logic;
          a in, b in : in std logic vector (W FACTORS-1 downto 0);
          control : in std logic vector(W CONTROL-1 downto 0);
                     : out std logic vector (W STATUS-1 downto 0);
                     : out std logic vector(W RESULT-1 downto 0) );
  end component data path;
  signal status: std logic vector(W STATUS-1 downto 0);
  signal control: std logic vector(W CONTROL-1 downto 0);
begin
  U CNTRL: controller port map(clk, reset, init, status, control, done);
  U DP:
           data path port map(clk, reset, a in, b in, control, status, r);
end arch ASM mult;
```

RTL with control & status signals





Data Path



```
architecture arch dp of data path is
 component asynch req
   generic (n: natural := 8);
  port( clk, rst, load : in std logic;
        din
                      : in std logic vector (n-1 downto 0);
        dout
                      : out std logic vector (n-1 downto 0) );
 end component asynch req;
 component adder sub
   generic( n: natural := 8 );
  port( a : in std logic vector(n-1 downto 0);
        b : in std logic vector(n-1 downto 0);
        op : in std logic;
        res : out std logic vector(n-1 downto 0) );
 end component adder sub;
 signal in ra, in rn, out ra, out rn : std logic vector(a in'RANGE);
 signal in rr, ina add, out rr, out add: std logic vector(r'RANGE);
```

begin zeroes <= (others => '0'); in ra <= a in; <= out rr; U REG A: asynch reg generic map (W FACTORS) port map(clk, reset, control(ld ra), in ra, out ra); U REG N: asynch reg generic map(W FACTORS) port map(clk, reset, control(ld rn), in rn, out rn); U REG R: asynch reg generic map(W RESULT) port map(clk, reset, control(ld rr), in rr, out rr); inb sub <= (0=>'1', others=>'0'); U SUB: adder sub generic map(W FACTORS) port map(out rn, inb sub, '1', out sub); ina add <= (W RESULT-1 downto W FACTORS => '0') & out ra; U ADD: adder sub generic map(W RESULT) port map(ina add, out rr, '0', out add); in rn <= out sub when control (mux n)='0' else b in; in rr \leftarrow out add when control(mux r)='0' else (others =>'0'); status(zero) <= '1' when out rn = zeroes else '0'; end arch dp;



Controller




The controller features 4 states

```
architecture arch controller of controller is
    type T STATE is (S init, S load, S idle, S acc);
    signal STATE, NEXT STATE: T STATE;
begin
    SYNC STATE: process (clk, reset)
    begin
        if clk'event and clk = '1' then
            if reset = '1' then
                STATE <= S init;
            else
                STATE <= NEXT STATE;
            end if;
        end if;
    end process SYNC STATE;
```

```
COMB: process (STATE, init, status)
begin
                                                          S_Init
    control <= (others => '0');
                                                                               end <= '1';
              <= '0';
    done
    case STATE is
         when S init =>
              done <= '1';
              if (init='1') then
                                                                                               no
                                                                                init = '1'?
                   NEXT STATE <= S load;
              else
                   NEXT STATE <= S init;
              end if:
                                                          S_load
         when S load =>
                                                                                n \leftarrow b in
              control(ld ra) <= '1';</pre>
              control(ld rn) <= '1';</pre>
                                                                                a \leftarrow a in
              control(ld rr) <= '1';</pre>
                                                                                 r \leftarrow '0'
              control(mux n) <= '1';</pre>
              control(mux r) <= '1';</pre>
              NEXT STATE <= S idle;</pre>
                                                          S idle
         when S idle =>
                                                                                   idle
              if (status(zero) ='1') then
                   NEXT STATE <= S init;
              else
                   NEXT STATE <= S acc;</pre>
                                                                                 n!=0?
              end if;
         when S acc =>
              control(ld ra) <= '1';</pre>
              control(ld rn) <= '1';</pre>
                                                          S acc
              control(ld rr) <= '1';</pre>
                                                                                r \leftarrow r + a
              control(mux n) <= '0';</pre>
                                                                                n \leftarrow n - 1
              control(mux r) <= '0';</pre>
              NEXT STATE <= S idle;</pre>
    end case;
end process;
```

Integer square root. Example II

```
isqrt(r) = floor(\sqrt{op})
   In:
         op
  Out:
r <= 1;
d <= 2;
s \leq 4;
x <= op;
while x >= s
    r <= r + 1;
    d \le d + 2;
     s \le s + d + 1;
end
```





Loop:


- 2 adders
- 4 cycles/iteration

Can it be done in a different way?

Option I done ← 1 yes start = 0 no $r \leftarrow 1$ $d \leftarrow 2$ $s \leftarrow 4$ $x \leftarrow op$ no x >= syes $r \leftarrow r + 1$ $d \leftarrow d + 2$ $s \leftarrow s + d + 1$


2 adders4 cycles/iteration

Option II



2 adders3 cycles/iteration

Option III




4 adders2 cycles/iteration

Option IV $x \ge s$ $r \leftarrow r + 1$ $d \leftarrow d + 2$ $s \leftarrow s + 1$

3 adders3 cycles/iteration


 $s \leftarrow s + d$

Option V




3 adders3 cycles/iteration

Option VI




3 adders2 cycles/iteration

Option VII



2 adders3 cycles/iteration

Integer square root. Example II



| 1 | adder -> +1 cin |
|---|------------------|
| 3 | cycles/iteration |

 $r \leftarrow r + 1$

 $s \leftarrow s + d + 1$

S3

S4

| | 1_14 | '-''' | u_iu | ux | <u></u> | 3_111X | <u></u> | ada_mx | CIII | done |
|----|------|-------|------|----|---------|--------|---------|--------|------|------|
| S0 | 0 | dc | 0 | dc | 0 | dc | 0 | dc | 0 | 1 |
| S1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | dc | 0 | 0 |
| S2 | 0 | dc | 1 | 1 | 0 | dc | 0 | 1 | 0 | 0 |
| S3 | 1 | 1 | 0 | dc | 0 | dc | 0 | 0 | 0 | 0 |
| S4 | 0 | dc | 0 | dc | 1 | 1 | 0 | 2 | 1 | 0 |

Integer square root. Example II

