Arithmetic Logic Unit (ALU)

Introduction to Computer
Yung-Yu Chuang

Goal. x + y = z for 4-bit integers.

- We build 4-bit adder: 9 inputs, 4 outputs.
- Same idea scales to 128-bit adder.
- Key computer component.

	1	1	1	0
	2	4	8	7
+	3	5	7	9
	6	0	6	6

Binary addition

Assuming a 4-bit system:

- Algorithm: exactly the same as in decimal addition
- Overflow (MSB carry) has to be dealt with.

Representing negative numbers (4-bit system)

0	0000		
1	0001	1111	-1
2	0010	1110	-2
3	0011	1101	-3
4	0100	1100	-4
5	0101	1011	-5
6	0110	1010	-6
7	0111	1001	-7
		1000	-8


- The codes of all positive numbers begin with a "O"
- The codes of all negative numbers begin with a "1"
- To convert a number: leave all trailing 0's and first 1 intact, and flip all the remaining bits

Example:
$$2 - 5 = 2 + (-5) = 0010$$

$$+ 1011$$

$$1101 = -3$$

Step 1. Represent input and output in binary.



Goal. x + y = z for 4-bit integers.

Step 2. [first attempt]

Build truth table.

4-Bit Adder Truth Table


	z ₀	z_1	z_2	z ₃	У0	У1	У2	У3	\mathbf{x}_0	x_1	\mathbf{x}_2	x_3	C ₀
	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0	0	0
2 ⁸⁺¹ = 512 rows!	1	1	0	0	1	1	0	0	0	0	0	0	0
	0	0	1	0	0	0	1	0	0	0	0	0	0
	•	•	•	•	•	•	•	•	•	•	•	•	•
	1	1	1	1	1	1	1	1	1	1	1	1	1


- Q. Why is this a bad idea?
- A. 128-bit adder: 2^{256+1} rows >> # electrons in universe!

1-bit half adder


We add numbers one bit at a time.








1-bit full adder



S

8-bit adder



Goal.
$$x + y = z$$
 for 4-bit integers. $c_{out} c_3 c_2 c_1 c_0 = c_0$

- Build truth table for carry bit.
- Build truth table for summand bit.

Carry Bit

x _i	Yi	Ci	C_{i+1}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Summand Bit

 \mathbf{x}_3

 \mathbf{X}_2

 \mathbf{X}_1

 \mathbf{x}_0

 $\mathbf{Y}_1 \quad \mathbf{Y}_0$

 $\mathbf{z}_1 \quad \mathbf{z}_0$

x_{i}	Yi	Ci	z _i
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Goal. x + y = z for 4-bit integers.

Step 3.

Derive (simplified) Boolean expression.

Carry Bit

x _i	Уi	Ci	c_{i+1}	MAJ
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1


Summand Bit

x_{i}	Уi	Ci	z _i	ODD
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


Goal. x + y = z for 4-bit integers.

Step 4.


- Transform Boolean expression into circuit.
- Chain together 1-bit adders.




Adder: Interface



Adder: Component Level View



Adder: Switch Level View



Subtractor

Subtractor circuit: z = x - y.

• One approach: design like adder circuit

Subtractor


Subtractor circuit: z = x - y.

- One approach: design like adder circuit
- Better idea: reuse adder circuit
 - 2's complement: to negate an integer, flip bits, then add 1


Subtractor

Subtractor circuit: z = x - y.

- One approach: design like adder circuit
- Better idea: reuse adder circuit
 - 2's complement: to negate an integer, flip bits, then add 1




4-Bit Subtractor Interface



4-Bit Subtractor Implementation

Only one of them will be on at a time.




4-bit Shifter

	Z ₀	Z ₁	Z ₂	Z ₃
s ₀				
S ₁				
S ₂				
S ₃				

	Z ₀	Z ₁	Z ₂	Z ₃
S ₀	\mathbf{x}_0	x_1	X_2	X 3
S ₁	0	×o	X ₁	X ₂
S ₂	0	0	X ₀	X ₁
S ₃	0	0	0	X ₀

$$z0 = s0 \cdot x0 + s1 \cdot 0 + s2 \cdot 0 + s3 \cdot 0$$

 $z1 = s0 \cdot x1 + s1 \cdot x0 + s2 \cdot 0 + s3 \cdot 0$
 $z2 = s0 \cdot x2 + s1 \cdot x1 + s2 \cdot x0 + s3 \cdot 0$
 $z3 = s0 \cdot x3 + s1 \cdot x2 + s2 \cdot x1 + s3 \cdot x0$



Right-shifter


$$z0 = s0 \cdot x0 + s1 \cdot 0 + s2 \cdot 0 + s3 \cdot 0$$

 $z1 = s0 \cdot x1 + s1 \cdot x0 + s2 \cdot 0 + s3 \cdot 0$
 $z2 = s0 \cdot x2 + s1 \cdot x1 + s2 \cdot x0 + s3 \cdot 0$
 $z3 = s0 \cdot x3 + s1 \cdot x2 + s2 \cdot x1 + s3 \cdot x0$


N-bit Decoder

N-bit decoder

- N address inputs, 2^N data outputs
- Addresses output bit is 1;
 all others are 0



3-Bit Decoder Interface




3-Bit Decoder Implementation


N-bit Decoder

N-bit decoder

- N address inputs, 2^N data outputs
- Addresses output bit is 1;
 all others are 0




3-Bit Decoder Interface



Decoder

2-Bit Decoder Controlling 4-Bit Shifter

Ex. Put in a binary amount r_0r_1 to shift.



Right-shifter with decoder

Arithmetic Logic Unit

Arithmetic logic unit (ALU). Computes all operations in parallel.

- Add and subtract.
- Xor.
- And.
- Shift left or right.

Q. How to select desired answer?

1 Hot OR


1 hot OR.

- All devices compute their answer; we pick one.
- Exactly one select line is on.
- Implies exactly one output line is relevant.

$$\times \cdot 1 = \times$$


$$x \cdot 0 = 0$$

$$x + 0 = x$$



Output select with one-hot OR


1 Hot OR



Bus


16-bit bus

- Bundle of 16 wires
- Memory transfer
 Register transfer



8-bit bus

- Bundle of 8 wires
- TOY memory address




4-bit bus


- Bundle of 4 wires
- TOY register address

Bitwise AND, XOR, NOT

Bitwise logical operations

- Inputs x and y: n bits each
- Output z: n bits
- Apply logical operation to each corresponding pair of bits





Bitwise And Interface


Bitwise And Implementation

TOY ALU

TOY ALU

- Big combinational logic
- 16-bit bus
- Add. subtract. and. xor. shift left. shift right.

ор	2	1	0
+, -	0	0	0
&	0	0	1
^	0	1	0
<<,>>>	0	1	1
input 2	1	0	0



Device Interface Using Buses


16-bit words for TOY memory

Device. Processes a word at a time.

Input bus. Wires on top.

Output bus. Wires on bottom.

Control. Individual wires on side.



ALU


Arithmetic logic unit.


- Add and subtract.
- Xor.
- And.
- Shift left or right.


Arithmetic logic unit.

- Computes all operations in parallel.
- Uses 1-hot OR to pick each bit answer.

How to convert opcode to 1-hot OR signal?








Hack ALU






Hack ALU

These bits instruct how to preset the x input		These bits instruct how to preset the y input		This bit selects between + / And	This bit inst. how to postset out	Resulting ALU output
ZX	nx	zy	ny	f	no	out=
if zx then x=0	if nx then x=!x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x&y	if no then out=!out	f(x,y)=
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	0	0	x
1	1	0	0	0	0	У
0	0	1	1	0	1	!x
1	1	0	0	0	1	! y
0	0	1	1	1	1	-x
1	1	0	0	1	1	- y
0	1	1	1	1	1	x+1
1	1	0	1	1	1	y+1
0	0	1	1	1	0	x-1
1	1	0	0	1	0	y-1
0	0	0	0	1	0	x+y
0	1	0	0	1	1	x-y
0	0	0	1	1	1	y-x
0	0	0	0	0	0	x&y
0	1	0	1	0	1	x y

The ALU in the CPU context (a sneak preview of the Hack platform)



Perspective

- Combinational logic
- Our adder design is very basic: no parallelism
- It pays to optimize adders
- Our ALU is also very basic: no multiplication, no division
- Where is the seat of more advanced math operations? a typical hardware/software tradeoff.