

Laboratório de Informática e de Computadores

2021 / 2022 verão LEIC

Etapas de projeto de uma Máquina de Estados

- Descrição do problema
- Especificação do sistema
- Arquitetura do sistema
- Implementação
 - –Lógica Programável




- Descrição do problema
 - —Projecte e realize um sistema de abertura e fecho de um portão

—Considera-se que o sistema tem um motor e um botão para abertura e fecho.


(Garage Door Controller)


- Especificação
 - Botão B
 - Dois Sensores fim de curso, S_{open} e S_{close}
 - Um sensor de obstrução, Spresence
 - Motor com dois sinais de controlo, ON/off, OPEN/close




(Garage Door Controller)


Arquitetura do sistema







(Garage Door Controller)










NS


CS = Current State
NS = Next State


generate next state


(Garage Door Controller)

Projeto ASM-Chart









Inputs


reg

$$\begin{array}{lll} D_1 \ = \ \overline{Q_1} \cdot Q_0 \cdot S_{open} \ + \\ & + \ Q_1 \cdot \overline{Q_0} \ + \\ & + \ Q_1 \cdot Q_0 \cdot \overline{S_{presence}} \cdot \overline{S_{close}} \end{array} \qquad \begin{array}{ll} D_0 \ = \ \overline{Q_0} \cdot B + \\ & + \ \overline{Q_1} \cdot Q_0 \cdot \\ & + \ Q_1 \cdot Q_0 \cdot \overline{S_{presence}} \cdot \overline{S_{close}} \end{array}$$


$$D_0 = \overline{Q_0} \cdot B +$$

$$+ \overline{Q_1} \cdot Q_0 \cdot \overline{S_{open}} +$$

$$+ \overline{Q_1} \cdot Q_0 \cdot (S_{presence} + \overline{S_{close}})$$



(Garage Door Controller)



(Garage Door Controller)

Implementação ASM-Chart

```
⊟entity GarageDoorController is
 5
      □port(
                                                                                                                                                        S_{presence}
                               : in std_logic:
                reset
                               : in std_logic;
 8
 9
                               : in std_logic;
10
                               : in std_logic;
11
                Spresence
                              : in std_logic;
12
                               : out std_logic;
13
                             : out std_logic
                OPENclose
14
15
16
17
18
        end GarageDoorController;
                                                                                                                                                           CS = Current State
                                                                                                                                                           NS = Next State
      □architecture structural of GarageDoorController is
19
      in component FFD IS
20
21
22
23
24
25
26
      □PORT( CLK : in std_logic;
                                                                                                                                                          CS
                RESET : in STD_LOGIC;
                SET : in std_logic;
                                                                                                                                                    reg
                                                                                                                                                                 generate
                D : IN STD_LOGIC;
                                                                                                                                       MCIk
                                                                                                                                                                   next
                EN : IN STD_LOGIC;
                Q : out std_logic
                                                                                                                                                                   state
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
        END component;
                                                                                                                                      Inputs
        signal D1, D0, Q1, Q0 : std_logic;
                                                                                                                                                                 generate
        begin
                                                                                                                                                                  outputs
        -- Flip-Flop's
        Filp_Flop_Q1: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D1, EN =>'1', Q => Q1); Filp_Flop_Q0: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D0, EN =>'1', Q => Q0);
        -- Generate Next State
        D1 <= ( not (Q1) and Q0 and Sopen ) or (Q1 and not(Q0)) or (Q1 and Q0 and not(Spresence) and not(Sclose));
        DO \leftarrow (not (QO) and B ) or (not(Q1) and QO and not(Sopen)) or (Q1 and QO and (Spresence or not(Sclose)));
        -- Generate outputs
        ONoff <= Q0;
        OPENclose <= not(Q1);
```



end structural:

B

ONoff

NS

Outputs


 $OPEN\overline{close}$


Garage Door

Controller

(Garage Door Controller)


Arquitetura do sistema






(Garage Door Controller)

Projeto ASM-Chart





generate

outputs

Outputs

Inputs

 Q_0


0


Vantagem desta solução:
assim que o sensor de fim
de curso fique ativo o
motor pára, sem necessitar
de mudar de estado

 Q_1

(Garage Door Controller)

Implementação ASM-Chart








Nesta solução a saída ONoff depende do estado e da entrada, designando-se de saída condicionada Vantagem desta solução:
assim que o sensor de fim
de curso fique ativo o
motor pára, sem necessitar
de mudar de estado

(Garage Door Controller)

Projeto ASM-Chart








 $ON\overline{of}$

 $OPEN\overline{close}$


Garage


Controller






(Garage Door Controller)





(Garage Door Controller)




```
library ieee;
       use ieee std_logic_1164 all;
     □entity garageDoorController_ROM is
     □port( address : in std_logic_vector(5 downto 0);
              data: out std_logic_vector(3 downto 0)
       end garageDoorController_ROM;
     architecture logicFunction of garageDoorController_ROM is
11
12
13
14
15
     ⊟begin
       data <=
                  0000
                              address =
                                                    else
                  '0000
                         when
                               address =
                                          "000001
16
                  '0000
                               address = "000010'
                                                    else
17
                  '0000
                               address = "000011
                                                    else
18
19
                  '0000
                               address = "000100"
                                                    else
                  '0000
                               address = "000101'
                                                    else
20
                               address = "000110"
                  '0000
                         when
                                                    else
21
                  "0000
                               address = "000111
                                                    else
22
23
24
25
                               address = "001000
                  '0100'
                                                    else
                               address = "001001
                  '0100'
                  '0100'
                               address = "001010'
                                                    else
26
27
28
                               address = "001011
                  '0100'
                  '0100'
                               address = "001100"
                                                    else
                  '0100'
                               address = "001101
                                                    else
29
                  '0100'
                               address = "001110"
                         when
                                                    else
30
                  '0100'
                               address = "001111
                         when
                                                    else
31
32
33
                  '0111
                                                    else
                               address = "010000"
                  '0111
                               address = "010001'
34
                  '0111
                               address = "010010'
                                                    else
35
                  '0111
                               address = "010011
                                                    else
36
37
                  "1001
                               address = "010100"
                                                    else
                  "1001
                               address = "010101'
                                                    else
                 "1001
                               address = "010110"
38
                         when
                                                    else
39
                 "1001
                               address = "010111
                         when
                                                    else
40
41
                               address = "011000"
                  '0111
                                                    else
                               address = "011001"
42
                  '0111
43
                  '0111
                               address = "011010"
                                                    else
44
                               address = "011011
                  '0111
                                                    else
45
                               address = "011100"
                  "1001
                                                    else
                              address = "011101'
46
                  "1001'
                         when
                                                    else
                               address = "011110'
47
                 "1001
                         when
                                                    else
48
                               address =
                                                    else
```


(Garage Door Controller)

```
architecture structural of GarageDoorController_3rdversion is
19
     in component FFD is
     □port( CLK : in std_logic;
              RESET : in STD_LOGIC;
22
              SET : in std_logic;
23
             D : IN STD_LOGIC;
24
             EN : IN STD_LOGIC;
25
             Q : out std_logic
26
27
       end component;
28
29
     icomponent garageDoorController_ROM is
30
31
32
33
34
35
     □port( address : in std_logic_vector(5 downto 0);
              data: out std_logic_vector(3 downto 0)
       end component;
       signal D1, D0, Q1, Q0 : std_logic;
signal address : std_logic_vector(5 downto 0);
36
37
38
       signal data: std_logic_vector(3 downto 0);
39
       begin
40
41
       -- Flip-Flop's
42
43
44
45
46
47
48
49
50
51
52
       Filp_Flop_Q1: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D1, EN =>'1', Q => Q1);
                                        CLK => clk, RESET => reset, SET => '0', D => D0, EN => '1', Q => Q0);
       Filp_Flop_QO: FFD port map(
     🗎 -- Generate Next State
          address <= Q1 & Q0 & B & Sopen & Sclose & Spresence;
       ROM : garageDoorController_ROM port map( address => address, data => data);
          D1 <= data(3);
D0 <= data(2);
53
54
55
       -- Generate outputs
56
57
       ONoff <= data(1);
       OPENclose <= data(0);
58
       end structural:
```

(Garage Door Controller)


Arquitetura do sistema







(Garage Door Controller)

Projeto ASM-Chart





CS = Current State
NS = Next State



 $ON\overline{off}$


 $OPEN\overline{close}$

Garage

Controller

(Garage Door Controller)

Projeto ASM-Chart




Close


```
NS = Next State
                                                                                               ON\overline{of}
                                               NS
                                                                                          OPEN\overline{close}
                                 generate
                                                                                      Garage
                                    next
                                    state
                                                                                    Controller
Inputs
                                 generate
                                                  Outputs
                                  outputs
```

```
entity GarageDoorController_4thversion is
port(
                  : in std_loaic:
      c1k
      Sopen
      Spresence
                  : out std_logic;
      OPENclose
                  : out std_logic
end GarageDoorController_4thversion;
architecture behavioral of GarageDoorController_4thversion is
type STATE_TYPE is (STATE_CLOSE, STATE_OPENING, STATE_OPEN, STATE_CLOSING);
signal CurrentState, NextState : STATE_TYPE;
begin
-- Flip-Flop's
CurrentState <= STATE_CLOSE when RESET = '1' else NextState when rising_edge(clk);
```


(Garage Door Controller)


Projeto ASM-Chart





CS = Current State
NS = Next State





NS = Next State

aenerate


next

reg

MClk

(Garage Door Controller)

Projeto ASM-Chart






 $ON\overline{oft}$


 $OPEN\overline{close}$

Garage


(Garage Door Controller)

Projeto ASM-Chart





CS = Current State
NS = Next State



 $ON\overline{of}$


 $OPEN\overline{close}$

Garage

Controller

(Garage Door Controller)

Projeto ASM-Chart




Close

Opening

Open

Closing



(Garage Door Controller)

Projeto ASM-Chart

Close

Open

```
Q_1Q_0
                                                       00
                           OPEN\overline{close}
ONoff
ON\overline{off}
```

```
architecture behavioral of GarageDoorController_4thversion is
             type STATE_TYPE is (STATE_CLOSE, STATE_OPENING, STATE_OPEN, STATE_CLOSING);
             signal CurrentState, NextState : STATE_TYPE;
             begin
             -- Flip-Flop's
             CurrentState <= STATE_CLOSE when RESET = '1' else NextState when rising_edge(clk);
                Generate Next State
             GenerateNextState:
             process (CurrentState, B, Sopen, Sclose, Spresence)
                    case CurrentState is
                                            => if (B = '1') then
                       when STATE_CLOSE
Opening
                                                   NextState <= STATE_OPENING;
                                                   NextState <= STATE CLOSE:
                                                end if;
                       when STATE_OPENING
                                            => if (Sopen = '1') then
                                                   NextState <= STATE_OPEN;</pre>
                                                   NextState <= STATE_OPENING;</pre>
                                                end if;
                                            => if (B = '1') then
                       when STATE_OPEN
                                                   NextState <= STATE_CLOSING;
                                                   NextState <= STATE_OPEN;
                                                end if:
                       when STATE_CLOSING
                                            => if (Spresence ='1') then
                                                   NextState <= STATE_OPENING;
                                                elsif (Spresence ='0' and Sclose = '1') then
                                                   NextState <= STATE_CLOSE;
Closing
                                                   NextState <= STATE_CLOSING;
                                                end if:
                    end case;
                end process;
              -- Generate outputs
             ONoff <= '1' when ( (CurrentState = STATE_OPENING and Sopen ='0')
                             or (CurrentState = STATE_CLOSING and Spresence = '0' and Sclose = '0'))
             OPENclose <= '1' when (CurrentState = STATE_OPENING) else '0';
             end behavioral:
```

 $ON\overline{oft}$


 $OPEN\overline{close}$

Garage Door


Controller

 $S_{presence}$


Teste / Validação





Teste / Validação


















```
library ieee;
use ieee.std_logic_1164.all;
entity GarageDoorController_4thversion_tb is
end GarageDoorController_4thversion_tb;
architecture behavioral of GarageDoorController_4thversion_tb is
component GarageDoorController_4thversion is
port(
      reset
                  : in std_logic;
                  : in std_logic;
      c1k
                   : in std_logic;
                  : in std_logic;
      Sopen
                  : in std_logic:
      Sclose
                  : in std_logic:
      Spresence
                  : out std_logic;
      OPENclose.
                  : out std_logic
end component;
-- UUT signals
constant MCLK_PERIOD : time := 20 ns;
constant MCLK_HALF_PERIOD : time := MCLK_PERIOD / 2;
signal reset_tb : std_logic;
signal clk_tb : std_logic;
signal B_tb : std_logic;
signal Sopen_tb : std_logic;
signal Sclose_tb : std_logic;
signal Spresence_tb : std_logic;
signal ONoff_tb : std_logic;
signal OPENclose_tb : std_logic;
```

• Unit Under Test

begin



```
stimulus: process
begin
   -- reset
   reset_tb <= '1';
   Sopen_tb <= '0';
   Sclose_tb <= '1
   Spresence_tb <= '0':
   B_tb <= '0';
   wait for MCLK_PERIOD*2;
   reset_tb <= '0';
   wait for MCLK_PERIOD*2:
   B_tb <= '1';
   wait for MCLK_PERIOD*3;
   sclose_tb <= '0';</pre>
   wait for MCLK_PERIOD*5;
   Sopen_tb <= '1';
   wait for MCLK_PERIOD*5;
   Spresence_tb <= '1';
   wait for MCLK_PERIOD*5;
   Spresence_tb <= '0';
   wait for MCLK_PERIOD*5;
   Sclose_tb <= '1';
   B_tb <= '0';
   wait for MCLK_PERIOD*5;
   wait;
end process;
```

(Garage Door Controller)

