



ISEL

DEETC

Departamento de
Engenharia Electrónica e
de Telecomunicações e
de Computadores

Laboratório de Informática e de Computadores

2021 / 2022 verão

LEIC

Etapas de projeto de uma Máquina de Estados

- Descrição do problema
- Especificação do sistema
- Arquitetura do sistema
- Implementação
 - Lógica Programável


Projeto: Controlo de Portão

- Descrição do problema
 - Projecte e realize um sistema de abertura e fecho de um portão
 - Considera-se que o sistema tem um motor e um botão para abertura e fecho.

Projeto: Controlo de Portão

(Garage Door Controller)



- Especificação
 - Botão ***B***
 - Dois Sensores fim de curso, ***S_{open}*** e ***S_{close}***
 - Um sensor de obstrução, ***S_{presence}***
 - Motor com dois sinais de controlo, ON/off, OPEN/close



Projeto: Controlo de Portão

(Garage Door Controller)




- Arquitetura do sistema




Projeto: Controlo de Portão

(Garage Door Controller)

- Projeto ASM-Chart








CS = Current State
NS = Next State



Projeto: Controlo de Portão


(Garage Door Controller)

• Projeto ASM-Chart



$$D_1 = \overline{Q_1} \cdot Q_0 \cdot S_{open} + Q_1 \cdot \overline{Q_0} + Q_1 \cdot Q_0 \cdot \overline{S_{presence}} \cdot \overline{S_{close}}$$



$$D_0 = \overline{Q_0} \cdot B + \overline{Q_1} \cdot Q_0 \cdot \overline{S_{open}} + Q_1 \cdot Q_0 \cdot (S_{presence} + \overline{S_{close}})$$



Projeto: Controlo de Portão

(Garage Door Controller)

• Projeto ASM-Chart



State =

	Q_0
	Close Opening
Q_1	Open Closing

$ON\overline{off}$


	Q_0
	0 1
Q_1	0 1

$$ON\overline{off} = Q_0$$

$OPEN\overline{close}$

	Q_0
	0 1
Q_1	— 0

$$OPEN\overline{close} = \overline{Q_1}$$



Projeto: Controlo de Portão



(Garage Door Controller)

- Implementação ASM-Chart

```

3
4 entity GarageDoorController is
5 port(
6     reset      : in std_logic;
7     clk        : in std_logic;
8     B          : in std_logic;
9     Sopen      : in std_logic;
10    Sclose     : in std_logic;
11    Spresence   : in std_logic;
12    ONoff      : out std_logic;
13    OPENclose  : out std_logic;
14 );
15 end GarageDoorController;
16
17 architecture structural of GarageDoorController is
18
19 component FFD IS
20 PORT( CLK : in std_logic;
21       RESET : in STD_LOGIC;
22       SET : in std_logic;
23       D : IN STD_LOGIC;
24       EN : IN STD_LOGIC;
25       Q : out std_logic
26 );
27 END component;
28
29 signal D1, D0, Q1, Q0 : std_logic;
30
31 begin
32     -- Flip-Flop's
34     Filp_Flop_Q1: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D1, EN => '1', Q => Q1);
35     Filp_Flop_Q0: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D0, EN => '1', Q => Q0);
36
37     -- Generate Next State
38
39     D1 <= ( not (Q1) and Q0 and Sopen ) or (Q1 and not(Q0)) or (Q1 and Q0 and not(Spresence) and not(Sclose));
40
41     D0 <= (not (Q0) and B ) or (not(Q1) and Q0 and not(Sopen)) or (Q1 and Q0 and (Spresence or not(Sclose)));
42
43     -- Generate outputs
44
45     ONoff <= Q0;
46
47     OPENclose <= not(Q1);
48
49 end structural;
50



```



Projeto: Controlo de Portão (2ª versão)

(Garage Door Controller)



- Arquitetura do sistema



Projeto: Controlo de Portão (2ª versão)

(Garage Door Controller)

- Implementação ASM-Chart




Nesta solução a saída ONoff depende do estado e da entrada, designando-se de saída condicionada

Vantagem desta solução: assim que o sensor de fim de curso fique ativo o motor pára, sem necessitar de mudar de estado

Projeto: Controlo de Portão (3ª versão)



(Garage Door Controller)

• Projeto ASM-Chart



State =

Q_0		Q_1
Close	Opening	
Open	Closing	






Projeto: Controlo de Portão (3ª versão)

(Garage Door Controller)

• Projeto ASM-Chart

State =

Q_0		Q_1
Close	Opening	
Open	Closing	




Projeto: Controlo de Portão (3ª versão)

(Garage Door Controller)

- Projeto ASM-Chart

Q1	Q0	B	Sopen	Sclose	Spresence	D1	D0	ONoff	OPENclose	Address (Hex)	Data (Hex)
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	0	2	0
0	0	0	0	1	1	0	0	0	0	3	0
0	0	0	1	0	0	0	0	0	0	4	0
0	0	0	1	0	1	0	0	0	0	5	0
0	0	0	1	1	0	0	0	0	0	6	0
0	0	0	1	1	1	0	0	0	0	7	0
0	0	1	0	0	0	0	1	0	0	8	4
0	0	1	0	0	1	0	1	0	0	9	4
0	0	1	0	1	0	0	1	0	0	A	4
0	0	1	0	1	1	0	1	0	0	B	4
0	0	1	1	0	0	0	1	0	0	C	4
0	0	1	1	0	1	0	1	0	0	D	4
0	0	1	1	1	0	0	1	0	0	E	4
0	0	1	1	1	1	0	1	0	0	F	4
0	1	0	0	0	0	0	1	1	1	10	7
0	1	0	0	0	1	0	1	1	1	11	7
0	1	0	0	1	0	0	1	1	1	12	7
0	1	0	0	1	1	0	1	1	1	13	7
0	1	1	0	0	0	0	1	1	1	18	7
0	1	1	0	0	1	0	1	1	1	19	7
0	1	1	0	1	0	0	1	1	1	1A	7
0	1	1	0	1	1	0	1	1	1	1B	7
0	1	0	1	0	0	1	0	0	1	14	9
0	1	0	1	0	1	1	0	0	1	15	9
0	1	0	1	1	0	1	0	0	1	16	9
0	1	0	1	1	1	1	0	0	1	17	9
0	1	1	1	0	0	1	0	0	1	1C	9
0	1	1	1	0	1	1	0	0	1	1D	9
0	1	1	1	1	0	1	0	0	1	1E	9
0	1	1	1	1	1	1	0	0	1	1F	9



Projeto: Controlo de Portão (3ª versão)

(Garage Door Controller)

• Projeto ASM-Chart

Q1	Q0	B	Sopen	Sclose	Spresence	D1	D0	ONoff	OPENclose	Address (Hex)	Data (Hex)
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	0	2	0
0	0	0	0	1	1	0	0	0	0	3	0
0	0	0	1	0	0	0	0	0	0	4	0
0	0	0	1	0	1	0	0	0	0	5	0
0	0	0	1	1	0	0	0	0	0	6	0
0	0	0	1	1	1	0	0	0	0	7	0
0	0	1	0	0	0	0	1	0	0	8	4
0	0	1	0	0	1	0	1	0	0	9	4
0	0	1	0	1	0	0	1	0	0	A	4
0	0	1	0	1	1	0	1	0	0	B	4
0	0	1	1	0	0	0	1	0	0	C	4
0	0	1	1	0	1	0	1	0	0	D	4
0	0	1	1	1	0	0	1	0	0	E	4
0	0	1	1	1	1	0	1	0	0	F	4
0	1	0	0	0	0	0	1	1	1	10	7
0	1	0	0	0	1	0	1	1	1	11	7
0	1	0	0	1	0	0	1	1	1	12	7
0	1	0	0	1	1	0	1	1	1	13	7
0	1	1	0	0	0	0	1	1	1	18	7
0	1	1	0	0	1	0	1	1	1	19	7
0	1	1	0	1	0	0	1	1	1	1A	7
0	1	1	0	1	1	0	1	1	1	1B	7
0	1	0	1	0	0	1	0	0	1	14	9
0	1	0	1	0	1	1	0	0	1	15	9
0	1	0	1	1	0	1	0	0	1	16	9
0	1	0	1	1	1	1	0	0	1	17	9
0	1	1	1	0	0	1	0	0	1	1C	9
0	1	1	1	0	1	1	0	0	1	1D	9
0	1	1	1	1	0	1	0	0	1	1E	9
0	1	1	1	1	1	1	0	0	1	1F	9

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity garageDoorController_ROM is
5  port( address : in std_logic_vector(5 downto 0);
6        data: out std_logic_vector(3 downto 0)
7        );
8  end garageDoorController_ROM;
9
10 architecture logicFunction of garageDoorController_ROM is
11
12 begin
13
14   data <=
15     "0000" when address = "000000" else
16     "0000" when address = "000001" else
17     "0000" when address = "000010" else
18     "0000" when address = "000011" else
19     "0000" when address = "000100" else
20     "0000" when address = "000101" else
21     "0000" when address = "000110" else
22     "0000" when address = "000111" else
23
24     "0100" when address = "001000" else
25     "0100" when address = "001001" else
26     "0100" when address = "001010" else
27     "0100" when address = "001011" else
28     "0100" when address = "001100" else
29     "0100" when address = "001101" else
30     "0100" when address = "001110" else
31     "0100" when address = "001111" else
32
33     "0111" when address = "010000" else
34     "0111" when address = "010001" else
35     "0111" when address = "010010" else
36     "0111" when address = "010011" else
37     "1001" when address = "010100" else
38     "1001" when address = "010101" else
39     "1001" when address = "010110" else
40     "1001" when address = "010111" else
41
42     "0111" when address = "011000" else
43     "0111" when address = "011001" else
44     "0111" when address = "011010" else
45     "0111" when address = "011011" else
46     "1001" when address = "011100" else
47     "1001" when address = "011101" else
48     "1001" when address = "011110" else
49     "1001" when address = "011111" else

```


Projeto: Controlo de Portão (3ª versão)

(Garage Door Controller)



- Projeto ASM-Chart

```
17 architecture structural of GarageDoorController_3rdversion is
18 |
19 | component FFD is
20 | port( CLK : in std_logic;
21 |       RESET : in STD_LOGIC;
22 |       SET : in std_logic;
23 |       D : IN STD_LOGIC;
24 |       EN : IN STD_LOGIC;
25 |       Q : out std_logic
26 |     );
27 | end component;
28 |
29 | component garageDoorController_ROM is
30 | port( address : in std_logic_vector(5 downto 0);
31 |       data: out std_logic_vector(3 downto 0)
32 |     );
33 | end component;
34 |
35 | signal D1, D0, Q1, Q0 : std_logic;
36 | signal address : std_logic_vector(5 downto 0);
37 | signal data: std_logic_vector(3 downto 0);
38 |
39 | begin
40 |
41 | -- Flip-Flop's
42 | Filp_Flop_Q1: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D1, EN => '1', Q => Q1);
43 | Filp_Flop_Q0: FFD port map( CLK => clk, RESET => reset, SET => '0', D => D0, EN => '1', Q => Q0);
44 |
45 | -- Generate Next State
46 | -- ROM
47 | | address <= Q1 & Q0 & B & sopen & sclose & spresence;
48 |
49 | ROM : garageDoorController_ROM port map( address => address, data => data);
50 |
51 | D1 <= data(3);
52 | D0 <= data(2);
53 |
54 | -- Generate outputs
55 |
56 | ONoff <= data(1);
57 | OPENclose <= data(0);
58 |
59 | end structural;
```

Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)


- Arquitetura do sistema



Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)



• Projeto ASM-Chart



State =

Q_0		Q_1
Close	Opening	
Open	Closing	



CS = Current State
NS = Next State



Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)

• Projeto ASM-Chart





```
entity GarageDoorController_4thversion is
port(
    reset      : in std_logic;
    clk        : in std_logic;
    B          : in std_logic;
    Sopen      : in std_logic;
    Sclose     : in std_logic;
    Spresence  : in std_logic;
    ONoff      : out std_logic;
    OPENclose  : out std_logic
);
end GarageDoorController_4thversion;

architecture behavioral of GarageDoorController_4thversion is
type STATE_TYPE is (STATE_CLOSE, STATE_OPENING, STATE_OPEN, STATE_CLOSING);
signal CurrentState, NextState : STATE_TYPE;
begin
    -- Flip-Flop's
    CurrentState <= STATE_CLOSE when RESET = '1' else NextState when rising_edge(clk);
end;
```

Projeto: Controlo de Portão (4ª versão)



(Garage Door Controller)

- Projeto ASM-Chart



CS = Current State

NS = Next State





Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)

• Projeto ASM-Chart

CS = Current State
NS = Next State



```
-- Generate Next State
GenerateNextState:
process (CurrentState, B, Sopen, Sclose, Spresence)
begin
```

```
  case CurrentState is
    when STATE_CLOSE
```

```
=> if (B = '1') then
      NextState <= STATE_OPENING;
    else
      NextState <= STATE_CLOSE;
    end if;
```

```
  when STATE_OPENING
```

```
=> if (Sopen = '1') then
      NextState <= STATE_OPEN;
    else
      NextState <= STATE_OPENING;
    end if;
```


```
  when STATE_OPEN
```

```
=> if (B = '1') then
      NextState <= STATE_CLOSING;
    else
      NextState <= STATE_OPEN;
    end if;
```

```
  when STATE_CLOSING
```

```
=> if (Spresence = '1') then
      NextState <= STATE_OPENING;
    elsif (Spresence = '0' and Sclose = '1') then
      NextState <= STATE_CLOSE;
    else
      NextState <= STATE_CLOSING;
    end if;
```


```
  end case;
end process;
```



Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)



• Projeto ASM-Chart



State =

Q_0		Q_1
Close	Opening	
Open	Closing	



CS = Current State
NS = Next State



Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)

• Projeto ASM-Chart



```


-- Generate outputs
ONoff <= '1' when ( (CurrentState = STATE_OPENING and Sopen = '0')
                    or (CurrentState = STATE_CLOSING and Spresence = '0' and sclose = '0'))
                    else '0';

OPENclose <= '1' when (CurrentState = STATE_OPENING) else '0';
    
```


Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)

• Projeto ASM-Chart



```
architecture behavioral of GarageDoorController_4thversion is
type STATE_TYPE is (STATE_CLOSE, STATE_OPENING, STATE_OPEN, STATE_CLOSING);
signal CurrentState, NextState : STATE_TYPE;
begin
-- Flip-Flop's
CurrentState <= STATE_CLOSE when RESET = '1' else NextState when rising_edge(clk);

-- Generate Next State
GenerateNextState:
process (CurrentState, B, Sopen, sclose, Spresence)
begin
case CurrentState is
when STATE_CLOSE => if (B = '1') then
NextState <= STATE_OPENING;
else
NextState <= STATE_CLOSE;
end if;

when STATE_OPENING => if (Sopen = '1') then
NextState <= STATE_OPEN;
else
NextState <= STATE_OPENING;
end if;


when STATE_OPEN => if (B = '1') then
NextState <= STATE_CLOSING;
else
NextState <= STATE_OPEN;
end if;

when STATE_CLOSING => if (Spresence = '1') then
NextState <= STATE_OPENING;
elsif (Spresence = '0' and sclose = '1') then
NextState <= STATE_CLOSE;
else
NextState <= STATE_CLOSING;
end if;

end case;
end process;


-- Generate outputs
ONoff <= '1' when (CurrentState = STATE_OPENING and Sopen = '0')
or (CurrentState = STATE_CLOSING and Spresence = '0' and sclose = '0')
else '0';

OPENclose <= '1' when (CurrentState = STATE_OPENING) else '0';
end behavioral;
```




Teste / Validação

- *Unit Under Test*




Teste / Validação


- *Unit Under Test*



Teste / Validação




- *Unit Under Test*




Teste Sistemático

- Unit Under Test




Teste Sistemático

- Unit Under Test



Teste Sistemático

- Unit Under Test



```
library ieee;
use ieee.std_logic_1164.all;

entity GarageDoorController_4thversion_tb is
end GarageDoorController_4thversion_tb;

architecture behavioral of GarageDoorController_4thversion_tb is


component GarageDoorController_4thversion is
port(
    reset      : in std_logic;
    clk        : in std_logic;
    B          : in std_logic;
    Sopen      : in std_logic;
    Sclose     : in std_logic;
    Spresence  : in std_logic;
    ONoff      : out std_logic;
    OPENclose  : out std_logic
);
end component;

-- UUT signals
constant MCLK_PERIOD : time := 20 ns;
constant MCLK_HALF_PERIOD : time := MCLK_PERIOD / 2;

signal reset_tb : std_logic;
signal clk_tb : std_logic;
signal B_tb : std_logic;
signal Sopen_tb : std_logic;
signal Sclose_tb : std_logic;
signal Spresence_tb : std_logic;
signal ONoff_tb : std_logic;
signal OPENclose_tb : std_logic;
```

Teste Sistemático


- Unit Under Test



```
begin
-- Unit Under Test
UUT: GarageDoorController_4thversion
    port map(reset => reset_tb,
             clk   => clk_tb,
             B     => B_tb,
             Sopen => Sopen_tb,
             sclose => sclose_tb,
             spresence => spresence_tb,
             ONoff  => ONoff_tb,
             OPENclose => OPENclose_tb);
```


Teste Sistemático

- Unit Under Test




```
begin
-- Unit Under Test
UUT: GarageDoorController_4thversion
    port map(reset => reset_tb,
             clk   => clk_tb,
             B     => B_tb,
             Sopen => Sopen_tb,
             Sclose => Sclose_tb,
             Spresence => Spresence_tb,
             ONoff  => ONoff_tb,
             OPENclose => OPENclose_tb);
```

```
clk_gen : process
begin
    clk_tb <= '0';
    wait for MCLK_HALF_PERIOD;
    clk_tb <= '1';
    wait for MCLK_HALF_PERIOD;
end process;
```

Teste Sistemático

- Unit Under Test



```
stimulus: process
begin
    -- reset
    reset_tb <= '1';
    sopen_tb <= '0';
    sclose_tb <= '1';
    spresence_tb <= '0';
    B_tb <= '0';
    wait for MCLK_PERIOD*2;

    reset_tb <= '0';
    wait for MCLK_PERIOD*2;

    B_tb <= '1';
    wait for MCLK_PERIOD*3;

    sclose_tb <= '0';
    wait for MCLK_PERIOD*5;

    sopen_tb <= '1';
    wait for MCLK_PERIOD*5;

    spresence_tb <= '1';
    wait for MCLK_PERIOD*5;

    spresence_tb <= '0';
    wait for MCLK_PERIOD*5;

    sclose_tb <= '1';
    B_tb <= '0';
    wait for MCLK_PERIOD*5;

    wait;
end process;
```

Projeto: Controlo de Portão (4ª versão)

(Garage Door Controller)

- Projeto ASM-Chart

